

ASSIGNMENT

16 × 16 FIXED POINT MULTIPLICATION AND IT'S PIPELINING

Master of Technology

IN THE
FACULTY OF ENGINEERING

BY

GANESH KUMAR SHAW

GUIDED BY

PROF. KURUVILLA VARGHESE



DEPARTMENT OF ELECTRONIC SYSTEMS ENGINEERING

INDIAN INSTITUTE OF SCIENCE, BANGALORE

FEBRUARY 2022

Contents

Table of Contents	iii
List of Figures	v
1 Pre-study	1
1.1 Background	1
2 Design	3
2.1 Flow Chart	3
2.2 Data Path	4
2.3 Controllor	5
2.4 State Diagram	6
2.5 Timing Wave Form	7
2.6 Verilog Code	8
2.7 Report	18
2.8 Pipelining	20
2.8.1 Data Path	20
2.8.2 Verilog Codes	20
2.8.3 Report	27
Bibliography	30

List of Figures

1.1	Block	2
2.1	Flow Chart	4
2.2	Data Path	5
2.3	Controller	6
2.4	State Diagram	7
2.5	Timing Waveform	8
2.6	Behavioural Timing Simulation	18
2.7	Post Implementation Timing Simulation	18
2.8	Timning Constraints	18
2.9	Utilization	19
2.10	Power	19
2.11	Project Summery	19
2.12	PipelineExample	20
2.13	Data Path with Pipelining	21
2.14	Behavioural Timing Simulation For Input Data	27
2.15	Behavioural Timing Simulation For Output Data	27
2.16	Post Implementation Timing Simulation For Input	28
2.17	Post Implementation Timing Simulation For Output	28
2.18	Timning Constraints	28
2.19	Utilization	28
2.20	Power	29

Chapter 1

Pre-study

In recent years, power consumption, as well as area and speed, are the most important issues in VLSI design. Pass transistor logic has been intensively studied as a breakthrough for high-speed and low-power digital circuits. Most modern arithmetic processors are built with architectures that have been well-established in the literature, with many of the latest innovations devoted to special logic circuits and the use of advanced technologies. Specifically, the design of multipliers is critical in digital signal processing applications, where a high number of multiplications are required.

1.1 Background

In this project I am going to design 16×16 unsigned fixed point multiplication based on shift and adder method in which It would be tried to perform addition and shift operation in a *single clock* so that speed can be improved.




Figure 1.1: Block

Chapter 2

Design

2.1 Flow Chart




Figure 2.1: Flow Chart

2.2 Data Path




Figure 2.2: Data Path

2.3 Controller




Figure 2.3: Controller

2.4 State Diagram




Figure 2.4: State Diagram

2.5 Timing Wave Form




Figure 2.5: Timing Waveform

2.6 Verilog Code

- Verilog Code for Data Path

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  ///////////////////////////////////////////////////////////////////
4
5
6  module DATAPATH(Product,
7      done,
8      clk,
9      multiplicand,
10     multiplier,
11     start,
12     rst);
13     parameter n=16,    //n:multiplicand width
14               m=16 ;  // m:multiplier width
15     output [m+n-1:0] Product;
16     output reg done;
17     input [n:0] multiplicand;
18     input [m:0] multiplier;
19     input clk,
20           start,
21           rst;
22
23     // controller wire instantiation
24     wire cr_load,
25           cr_loadAC,
26           cr_rstAC,
27           cr_shift,

```

```

28     cr_count16set,
29     cr_count16reset,
30     cr_clk,
31     cr_start,
32     cr_rst,
33     cr_count16done;
34 //counter wire instantiation
35 wire ct_counter16done,
36     ct_count16set,
37     ct_count16reset,
38     ct_rst,
39     ct_clk;
40
41 // multiplicand register wire instantiation
42 wire[n-1:0] md_data_out,
43             md_data_in;
44 wire md_clk,
45     md_load,
46     md_rst;
47 // adder wire instantiation
48 wire[n:0] add_data_out;
49 wire[n-1:0] add_data0,
50             add_data1;
51 // mux wire instantiation
52 wire[n:0] mux_data_out,
53             mux_data0,
54             mux_data1;
55 // accumulator wire instantiation
56 wire[n-1:0] ac_data_out,
57             ac_data_in;
58 wire ac_clk,
59     ac_rstAC,
60     ac_loadAC,
61     ac_rst;
62 // multiplier wire instantiation
63 wire[m-1:0] mr_data_out,
64             mr_data_in;
65 wire mr_clk,
66     mr_shift_in,
67     mr_load,
68     mr_shift,
69     mr_rst;
70 // controller instantiation
71 CONTROLLER controller(.load(cr_load),
72                       .loadAC(cr_loadAC),
73                       .rstAC(cr_rstAC),
74                       .shift(cr_shift),
75                       .count16set(cr_count16set),
76                       .count16reset(cr_count16reset),
77
78                       .clk(cr_clk),
79                       .start(cr_start),
80                       .rst(cr_rst),

```

```

81         .count16done(cr_count16done));
82     assign cr_clk=clk;
83     assign cr_rst=rst;
84     assign cr_start=start;
85     assign cr_count16done=ct_count16done;
86
87
88     // counter instantiation
89     COUNTER16 ct(.count16done(ct_count16done), // one bit output
90                 .count16set(ct_count16set), // one bit input
91                 .count16reset(ct_count16reset),
92                 .rst(ct_rst),
93                 .clk(ct_clk));
94     assign ct_count16set=cr_count16set;
95     assign ct_count16reset=cr_count16reset;
96     assign ct_rst=rst;
97     assign ct_clk=clk;
98
99
100    // multiplicand register instantiation
101    PIP016BITS md(.data_out(md_data_out),
102                 .clk(md_clk),
103                 .data_in(md_data_in),
104                 .load(md_load),
105                 .rst(md_rst));
106    assign md_clk=clk;
107    assign md_data_in=multiplicand;
108    assign md_load=cr_load;
109    assign md_rst=rst;
110
111
112    // adder instantiation
113    ADDER16BIT adder(.data_out(add_data_out),
114                    .data0(add_data0),
115                    .data1(add_data1));
116    assign add_data0=md_data_out;
117    assign add_data1=ac_data_out;
118
119
120    // mux instantiation
121    MUX17BIT2_1 mux(.data_out(mux_data_out),
122                   .data0(mux_data0),
123                   .data1(mux_data1),
124                   .sel(mux_sel));
125    assign mux_data0={1'b0,ac_data_out};
126    assign mux_data1=add_data_out;
127    assign mux_sel=mr_data_out[0];
128
129
130    // accumulator instantiation
131    RPIP016BITS ac(.data_out(ac_data_out),
132                  .clk(ac_clk),
133                  .data_in(ac_data_in),

```



```

134             .Rrst(ac_rstAC),
135             .load(ac_loadAC),
136             .rst(ac_rst));
137 assign ac_clk=clk;
138 assign ac_data_in=mux_data_out[n:1];
139 assign ac_rstAC=cr_rstAC;
140 assign ac_loadAC=cr_loadAC;
141 assign ac_rst=rst;
142
143 // multiplier instantiation
144 PISO16BITS mr(.data_out(mr_data_out),
145             .clk(mr_clk),
146             .data_in(mr_data_in),
147             .shift_in(mr_shift_in),
148             .load(mr_load),
149             .shift(mr_shift),
150             .rst(mr_rst));
151 assign mr_clk=clk;
152 assign mr_data_in=multiplier;
153 assign mr_shift_in=mux_data_out[0];
154 assign mr_load=cr_load;
155 assign mr_shift=cr_shift;
156 assign mr_rst=rst;
157
158 //output declaration
159 assign Product={ac_data_out,mr_data_out};
160
161 always @(posedge clk)
162 if(rst)
163     done<=1'b0;
164 else
165     done<=ct_count16done;
166
167 endmodule

```

- Verilog Code for Controller

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module CONTROLLER(load,
7             loadAC,
8             rstAC,
9             shift,
10            count16set,
11            count16reset,
12
13            clk,
14            start,
15            rst,

```

```
16         count16done);
17 output reg load,
18         loadAC,
19         rstAC,
20         shift,
21         count16set,
22         count16reset;
23 input clk,
24        rst,
25        start,
26        count16done;
27 parameter S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
28 reg[1:0] ps,ns;
29 always @(posedge clk)
30 begin
31     if(rst)
32         ps<=S0;
33     else
34         ps<=ns;
35 end
36
37 always @(*)
38 begin
39     case (ps)
40 S0: begin
41         rstAC=1'b1;
42         loadAC=1'b0;
43         load=1'b0;
44         shift=1'b0;
45         count16set=1'b0;
46         count16reset=1'b1;
47         if(start)
48             ns=S1;
49         else
50             ns=S0;
51     end
52 S1: begin
53         rstAC=1'b1;
54         loadAC=1'b0;
55         load=1'b1;
56         shift=1'b0;
57         count16set=1'b0;
58         count16reset=1'b1;
59
60         ns=S2;
61     end
62 S2: begin
63         rstAC=1'b0;
64         loadAC=1'b1;
65         load=1'b0;
66         shift=1'b1;
67         count16set=1'b1;
68         count16reset=1'b0;
```

```

69     if(count16done)
70         ns=S3;
71     else
72         ns=S2;
73     end
74 S3: begin
75     rstAC=1'b0;
76     loadAC=1'b0;
77     load=1'b0;
78     shift=1'b0;
79     count16set=1'b0;
80     count16reset=1'b1;
81     if(start)
82         ns=S1;
83     else
84         ns=S3;
85     end
86 default: begin
87     rstAC=1'b1;
88     loadAC=1'b0;
89     load=1'b0;
90     shift=1'b0;
91     count16set=1'b0;
92     count16reset=1'b1;
93
94     ns=S0;
95     end
96 endcase
97 end
98
99 endmodule

```

- Paralle in Parallel out 16 Bits Multplicand Register Verilog Code

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3
4  module PIP016BITS(data_out,
5                  clk,
6                  data_in,
7                  load,
8                  rst);
9      parameter n=16;          // multiplicand width size
10
11      output reg[n-1:0] data_out;
12      input[n-1:0] data_in;
13      input load,
14             clk,
15             rst;
16      always @(posedge clk)
17      begin
18          if(rst)

```

```

19     data_out<=16'b0;
20     else if (load)
21         data_out<=data_in;
22     else
23         data_out<=data_out;
24     end
25 endmodule

```

- Paralle in Parallel out 16 Bits Accumulator Register Verilog Code

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 06/30/2022 05:21:02 PM
7  // Design Name:
8  // Module Name: RPIPO
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 `timescale 1ns / 1ps
24
25 //////////////////////////////////////////////////
26
27
28 module RPIPO16BITS (data_out,
29                     clk,
30                     data_in,
31                     Rrst,
32                     load,
33                     rst);
34 parameter n=16;      // multiplier width size
35
36 output reg[n-1:0] data_out;
37 input[n-1:0] data_in;
38 input load,
39         Rrst,
40         clk,
41         rst;
42 always @(posedge clk)

```

```

43  begin
44      if (rst)
45          data_out<=16'b0;
46      else if (Rrst)
47          data_out<=16'b0;
48      else if (load)
49          data_out<=data_in;
50      else
51          data_out<=data_out;
52  end
53  endmodule

```

- Verilog code for Adder

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module ADDER16BIT(data_out,
7                      data0,
8                      data1);
9  parameter n=16;    // multiplicand width size
10 output[n:0] data_out;
11 input[n-1:0] data0,
12             data1;
13 assign data_out={1'b0,data0}+{1'b0,data1};
14 endmodule

```

- Parallel out 16 Bits Multiplier Register Verilog Code

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module PISO16BITS(data_out,
7                    clk,
8                    data_in,
9                    shift_in,
10                   load,
11                   shift,
12                   rst);
13 parameter m=16;    // multiplier width size
14
15 output reg[m-1:0] data_out;
16 input[m-1:0] data_in;
17 input load,
18       shift,
19       shift_in,
20       clk,

```

```

21     rst;
22     always @(posedge clk)
23     begin
24         if(rst)
25             data_out<=16'b0;
26         else if(load)
27             data_out<=data_in;
28         else if(shift)
29             data_out<={shift_in,data_out[15:1]};
30         else
31             data_out<=data_out;
32     end
33 endmodule

```

- 16 Bits 2 to 1 Multiplexer Verilog Code

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module MUX17BIT2_1(data_out,
7                     data0,
8                     data1,
9                     sel);
10     parameter n=16; // multiplicand bits + 1
11     output[n:0] data_out;
12     input[n:0] data0,
13             data1;
14     input sel;
15
16     assign data_out=sel?data1:data0;
17 endmodule

```

- Verilog Code for Counter to count 16

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3
4  //////////////////////////////////////
5
6
7  module COUNTER16(count16done, // one bit output
8                  count16set, // one bit input
9                  count16reset,
10                 rst,
11                 clk);
12     output count16done;
13     input count16set,
14          count16reset,
15          rst,

```

```

16         clk;
17     reg[4:0] count;
18     assign count16done=count[4];
19     always @(posedge clk)
20     begin
21         if(rst)
22             count<=5'b00001;
23         else if(count16reset)
24             count<=5'b00001;
25         else if(count16set)
26             count<=count+1;
27         else
28             count<=count;
29     end
30 endmodule

```

- Test Bench

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module tb_DATAPATH;
7      parameter n=16,m=16;
8      wire[n+m-1:0] tb_Product;
9      wire tb_done;
10     reg tb_clk,
11         tb_rst,
12         tb_start;
13     reg[15:0] tb_multiplicand,
14             tb_multiplier;
15     DATAPATH DUT(.Product(tb_Product),
16                 .done(tb_done),
17                 .clk(tb_clk),
18                 .multiplicand(tb_multiplicand),
19                 .multiplier(tb_multiplier),
20                 .start(tb_start),
21                 .rst(tb_rst));
22
23     initial tb_clk=1'b0;
24     always #10 tb_clk=~tb_clk;
25     integer i;
26     initial
27     begin
28         tb_rst=1'b1;
29         #15 tb_rst=1'b0;tb_start=1'b1;
30         $monitor($time,"tb_Product=%b",tb_Product);
31         for(i=1;i<=1;i=i+1)
32         begin
33
34             tb_multiplicand={$random}%65000;

```

```

35  tb_multiplier={$random}%75000;
36  #400;
37  end
38
39  $finish;
40  end
41  endmodule

```

2.7 Report




Figure 2.6: Behavioural Timing Simulation




Figure 2.7: Post Implementation Timing Simulation

Design Timing Summary			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 5.242 ns	Worst Hold Slack (WHS): 0.200 ns	Worst Pulse Width Slack (WPWS): 9.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 251	Total Number of Endpoints: 251	Total Number of Endpoints: 77	
All user specified timing constraints are met.			

Figure 2.8: Timning Constraints




Figure 2.9: Utilization




Figure 2.10: Power




Figure 2.11: Project Summery

- Maximum frequency calculation

$T_{clk} = 20ns$ Considered in the test bench

$T_{slack} = 5.424ns$ shown in the fig 2.8

Therefore, $T_{min} = T_{clk} - T_{slack}$

$T_{min} = 14.758ns$ // Hence $f_{max} \approx 68MHz$

Latency=17 clock cycle

2.8 Pipelining

The pipelining is the process in which successive steps of an instruction sequence are executed in turn by a sequence of modules able to operate concurrently, so that another instruction can be begun before the previous one is finished.

Example: $Y=A*B+C$ In the following fig 2.12 it can be seen that the latency of the A and B input




Figure 2.12: PipelineExample

compare to C input is more to reach at Addition block. Because of that throughput is not 1 but after insertion of a flip flop in the path of C. Throughput can be increased.

2.8.1 Data Path

2.8.2 Verilog Codes

- Verilog Code for Data Path

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5  module PIPELINED_MUL(Product,
6      //done,
7      clk,
8      rst,

```




Figure 2.13: Data Path with Pipelining

```

9             multiplicand,
10            multiplier);
11  parameter n=16,    // multiplicand width size
12            m=16;    // multiplier width size
13  output[n+m-1:0] Product;
14  //output done
15  input[n-1:0] multiplicand;
16  input[m-1:0] multiplier;
17  input clk,
18         rst;
19  // submodule wire instantiation
20  wire[n-1:0] m0_acc_in,
21             m0_md_in,
22             m0_acc_out,
23             m0_md_out;
24  wire[m-1:0] m0_mr_in,
25             m0_mr_out;
26  wire m0_clk,
27       m0_rst;
28
29  // wire for loop
30  wire[0:m-1] m_acc_out[n-1:0];
31  wire[0:m-1] m_md_out[n-1:0];
32  wire[0:m-1] m_mr_out[m-1:0];
33
34
35  SUBMODULE m0(.acc_in(m0_acc_in),
36              .md_in(m0_md_in),
37              .mr_in(m0_mr_in),
38              .clk(m0_clk),
39              .rst(m0_rst),
40              .acc_out(m0_acc_out),
41              .md_out(m0_md_out),
42              .mr_out(m0_mr_out));
43  assign m0_acc_in=16'b0;
44  assign m0_md_in=multiplicand;
45  assign m0_mr_in=multiplier;
46  assign m0_clk=clk;
47  assign m0_rst=rst;
48
49
50  assign m_acc_out[0]=m0_acc_out;
51  assign m_md_out[0]=m0_md_out;
52  assign m_mr_out[0]=m0_mr_out;
53
54  genvar i;
55  generate
56    for (i=1; i<m; i=i+1)
57      begin
58        SUBMODULE m( m_acc_out[i-1], //acc_in,
59                    m_md_out[i-1], //md_in,
60                    m_mr_out[i-1], //mr_in,
61                    clk,           //clk,

```

```

62             rst,          //rst,
63             m_acc_out[i], //acc_out,
64             m_md_out[i],  // md_out,
65             m_mr_out[i]); // mr_out);
66
67     end
68 endgenerate
69
70 // output initialization
71 assign Product = {m_acc_out[m-1],m_mr_out[m-1]};
72
73 endmodule

```

- Verilog Code for submodule

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module SUBMODULE(acc_in,
7                  md_in,
8                  mr_in,
9                  clk,
10                 rst,
11                 acc_out,
12                 md_out,
13                 mr_out);
14  parameter n=16, // multiplicand width size
15             m=16; // multiplier width size
16  output [n-1:0] acc_out;
17  output [n-1:0] md_out;
18  output [m-1:0] mr_out;
19
20  input clk,
21         rst;
22  input [n-1:0] acc_in;
23  input [n-1:0] md_in;
24  input [m-1:0] mr_in;
25
26  //adder wire instantiation
27  wire[n:0] ad_data_out;
28  wire[n-1:0] ad_data0,
29             ad_data1;
30
31  // mux wire instantiation
32  wire[n:0] mux_data_out,
33           mux_data0,
34           mux_data1;
35  wire mux_sel;
36
37  ///

```

```

38  reg[n-1:0] accumulator,
39          multiplicand;
40  reg[m-1:0] multiplier;
41
42
43  ///
44  // adder instantiation
45  ADDER16BIT ad(.data_out(ad_data_out),
46                .data0(ad_data0),
47                .data1(ad_data1));
48  assign ad_data0=accumulator;
49  assign ad_data1=multiplicand;
50  // mux instantiation
51  MUX17BIT2_1 mux(.data_out(mux_data_out),
52                  .data0(mux_data0),
53                  .data1(mux_data1),
54                  .sel(mux_sel));
55  assign mux_data0={1'b0,accumulator};
56  assign mux_data1=ad_data_out;
57  assign mux_sel=multiplier[0];
58
59  always @(posedge clk)
60  begin
61      if(rst)
62      begin
63          accumulator<=16'b0;
64          multiplicand<=16'b0;
65          multiplier<=16'b0;
66      end
67      else
68      begin
69          accumulator<=acc_in;
70          multiplicand<=md_in;
71          multiplier<=mr_in;
72      end
73  end
74
75  // out declarattion
76  assign acc_out=mux_data_out[16:1];
77  assign md_out=multiplicand;
78  assign mr_out={mux_data_out[0],multiplier[15:1]};
79  endmodule

```

- Test bench for Data Path

[illegible]

```

8  parameter n=16,m=16;
9  wire[n+m-1:0] tb_Product;
10 reg tb_clk,
11     tb_rst;
12 reg[15:0] tb_multiplicand,
13     tb_multiplier;
14 PIPELINED_MUL DUT(.Product(tb_Product),
15                   .clk(tb_clk),
16                   .rst(tb_rst),
17                   .multiplicand(tb_multiplicand),
18                   .multiplier(tb_multiplier));
19
20 initial tb_clk=1'b0;
21 always #10 tb_clk=~tb_clk;
22 integer i;
23 initial
24 begin
25   tb_rst=1'b1;
26   #15 tb_rst=1'b0;
27   $monitor($time,"tb_Product=%b",tb_Product);
28   for(i=1;i<=25;i=i+1)
29     begin
30
31       tb_multiplicand={$random}%65000;
32       tb_multiplier={$random}%75000;
33       #20;
34     end
35
36   #500 $finish;
37 end
38 endmodule
39
40
41
42
43
44
45 `timescale 1ns / 1ps
46 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
47
48 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
49
50
51 module tb_PIPELINED_MUL;
52 parameter n=16,m=16;
53 wire[n+m-1:0] tb_Product;
54 reg tb_clk,
55     tb_rst;
56 reg[15:0] tb_multiplicand,
57     tb_multiplier;
58 PIPELINED_MUL DUT(.Product(tb_Product),
59                   .clk(tb_clk),
60                   .rst(tb_rst),

```

```

61         .multiplicand(tb_multiplicand),
62         .multiplier(tb_multiplier));
63
64     initial tb_clk=1'b0;
65     always #10 tb_clk=~tb_clk;
66     integer i;
67     initial
68     begin
69         tb_rst=1'b1;
70         #15 tb_rst=1'b0;
71         $monitor($time,"tb_Product=%b",tb_Product);
72         for (i=1;i<=25;i=i+1)
73             begin
74
75                 tb_multiplicand={$random}%65000;
76                 tb_multiplier={$random}%75000;
77                 #20;
78             end
79
80             #500 $finish;
81     end
82 endmodule

```

- Test Bench for sub module

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 06/30/2022 05:21:02 PM
7  // Design Name:
8  // Module Name: RPIPO
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 `timescale 1ns / 1ps
24
25 //////////////////////////////////////
26
27

```



```

28 module RPIPO16BITS(data_out,
29                     clk,
30                     data_in,
31                     Rrst,
32                     load,
33                     rst);
34 parameter n=16;      // multiplier width size
35
36 output reg[n-1:0] data_out;
37 input[n-1:0] data_in;
38 input load,
39         Rrst,
40         clk,
41         rst;
42 always @(posedge clk)
43 begin
44     if(rst)
45         data_out<=16'b0;
46     else if(Rrst)
47         data_out<=16'b0;
48     else if(load)
49         data_out<=data_in;
50     else
51         data_out<=data_out;
52 end
53 endmodule

```

2.8.3 Report




Figure 2.14: Behavioural Timing Simulation For Input Data




Figure 2.15: Behavioural Timing Simulation For Output Data




Figure 2.16: Post Implementation Timing Simulation For Input




Figure 2.17: Post Implementation Timing Simulation For Output




Figure 2.18: Timning Constraints




Figure 2.19: Utilization




Figure 2.20: Power

- Maximum frequency calculation

$T_{clk} = 20ns$ Considered in the test bench

$T_{slak} = 1.698ns$ shown in the fig 2.8

Therefore, $T_{min} = T_{clk} - T_{slack}$

$T_{min} = 18.302ns$ // Hence $f_{max} \approx 55MHz$

Throughput=1 per clock cycle

Latency=16 clock cycle

Lerning from this project

- pipeling

Bibliography