### **ASSIGNMENT**

#### $16 \times 16$ FIXED POINT MULTIPLICATION AND IT'S PIPELINING

### Master of Technology

IN THE FACULTY OF ENGINEERING

BY

### GANESH KUMAR SHAW

GUIDED BY

PROF. KURUVILLA VARGHESE



DEPARTMENT OF ELECTRONIC SYSTEMS ENGINEERING
INDIAN INSTITUTE OF SCIENCE, BANGALORE

FEBRUARY 2022

## **Contents**

Ta	Table of Contents		
Li	st of l	gures	v
1	Pre-	tudy	1
	1.1	Background	1
2	Desi	n	3
	2.1	Flow Chart	3
	2.2	Data Path	4
	2.3	Controller	5
	2.4	State Diagram	6
	2.5	Timing Wave Form	7
	2.6	Verilog Code	8
	2.7	Report	18
2.8 Pipelining		Pipelining	20
		2.8.1 Data Path	20
		2.8.2 Verilog Codes	20
		2.8.3 Report	27
Bi	bliogi	phy	30

# **List of Figures**

1.1	Block	2
2.1	Flow Chart	4
2.2	Data Path	5
2.3	Controller	6
2.4	State Diagram	7
2.5	Timing Waveform	8
2.6	Behavioural Timing Simulation	18
2.7	Post Implementation Timing Simulation	18
2.8	Timning Constraints	18
2.9	Utilization	19
2.10	Power	19
2.11	Project Summery	19
2.12	PipelineExample	20
2.13	Data Path with Pipelining	21
2.14	Behavioural Timing Simulation For Input Data	27
2.15	Behavioural Timing Simulation For Output Data	27
2.16	Post Implementation Timing Simulation For Input	28
2.17	Post Implementation Timing Simulation For Output	28
2.18	Timning Constraints	28
2.19	Utilization	28
2 20	Power	29

## **Chapter 1**

## **Pre-study**

In recent years, power consumption, as well as area and speed, are the most important issues in VLSI design. Passtransistor logic has been intensively studied as a breakthrough for high-speed and low-power digital circuits. Most modern arithmetic processors are built with architectures that have been well-established in the literature, with many of the latest innovations devoted to special logic circuits and the use of advanced technologies. Specifically, the design of multipliers is critical in digital signal processing applications, where a high number of multiplications are required.

### 1.1 Background

In this project I am going to design  $16 \times 16$  unsigned fixed point multiplication based on shift and adder method in which It would be tried to perform addition and shift operation in a *single clock* so that speed can be improved.

1.1. Background 2




Figure 1.1: Block

## Chapter 2

# Design

### 2.1 Flow Chart

2.2. Data Path 4




Figure 2.1: Flow Chart

### 2.2 Data Path

5 2.3. Controller




Figure 2.2: Data Path

### 2.3 Controller

2.4. State Diagram 6




Figure 2.3: Controller

### 2.4 State Diagram




Figure 2.4: State Diagram

### 2.5 Timing Wave Form




Figure 2.5: Timing Waveform

### 2.6 Verilog Code

• Verilog Code for Data Path

```
`timescale 1ns / 1ps
    module DATAPATH (Product,
6
                     done,
                     clk,
                     multiplicand,
10
                     multiplier,
11
                     start,
                     rst);
12
    parameter n=16,  //n:multiplicand width
              m=16 ; // m:multiplier width
14
    output[m+n-1:0] Product;
    output reg done;
16
    input[n:0] multiplicand;
17
    input[m:0] multiplier;
    input clk,
19
          start,
20
          rst;
21
22
    // controller wire instantiation
23
    wire cr_load,
24
         cr_loadAC,
25
         cr_rstAC,
26
27
         cr_shift,
```

```
cr_count16set,
28
         cr_count16reset,
29
         cr_clk,
30
31
         cr_start,
         cr_rst,
32
33
         cr_count16done;
    //counter wire instantiation
    wire ct_counter16done,
35
36
         ct_count16set,
         ct_count16reset,
37
38
         ct_rst,
39
         ct_clk;
40
    // multiplicand register wire instantiation
41
42
    wire[n-1:0] md_data_out,
                md_data_in;
43
    wire md_clk,
        md_load,
45
         md_rst;
46
    // adder wire instantiation
   wire[n:0] add_data_out;
48
   wire[n-1:0] add_data0,
                add data1;
50
   // mux wire instantiatiion
51
52
   wire[n:0] mux_data_out,
              mux_data0,
53
54
              mux_data1;
   // accumulator wire instantiation
55
   wire[n-1:0] ac_data_out,
56
57
              ac_data_in;
    wire ac_clk,
58
59
         ac_rstAC,
         ac_loadAC,
60
         ac_rst;
61
    // multiplier wire instantiation
62
    wire[m-1:0] mr_data_out,
63
                mr_data_in;
64
    wire mr_clk,
65
         mr_shift_in,
66
         mr_load,
67
         mr_shift,
68
         mr_rst;
69
    // controller instantiation
71
    CONTROLLER controller(.load(cr_load),
                       .loadAC(cr_loadAC),
72
                       .rstAC(cr_rstAC),
73
                       .shift(cr_shift),
74
75
                       .count16set(cr_count16set),
                       .count16reset(cr_count16reset),
76
77
78
                       .clk(cr_clk),
                       .start(cr_start),
79
80
                       .rst(cr_rst),
```

```
81
                        .count16done(cr_count16done));
82
    assign cr_clk=clk;
83
    assign cr_rst=rst;
    assign cr_start=start;
    assign cr_count16done=ct_count16done;
85
86
87
    // counter instantiation
88
    COUNTER16 ct(.count16done(ct_count16done), // one bit output
                       .count16set(ct_count16set), // one bit input
90
91
                       .count16reset(ct_count16reset),
92
                      .rst(ct_rst),
                      .clk(ct_clk));
93
94
    assign ct_count16set=cr_count16set;
    assign ct_count16reset=cr_count16reset;
95
    assign ct_rst=rst;
    assign ct_clk=clk;
98
    // multiplicand register instantiation
    PIPO16BITS md(.data_out(md_data_out),
101
102
                       .clk(md_clk),
                       .data_in(md_data_in),
103
                       .load(md_load),
104
                        .rst(md_rst));
    assign md_clk=clk;
106
    assign md_data_in=multiplicand;
108
    assign md_load=cr_load;
    assign md_rst=rst;
109
111
112
    // adder instantiation
    ADDER16BIT adder(.data_out(add_data_out),
113
                       .data0(add_data0),
114
115
                        .data1(add_data1));
    assign add_data0=md_data_out;
116
    assign add_data1=ac_data_out;
117
118
119
    // mux instantiatiion
    MUX17BIT2_1 mux(.data_out(mux_data_out),
121
                        .data0(mux_data0),
122
                        .data1(mux_data1),
123
                         .sel(mux_sel));
124
125
    assign mux_data0={1'b0,ac_data_out};
    assign mux_data1=add_data_out;
126
    assign mux_sel=mr_data_out[0];
127
128
129
    // accumulator instantiation
130
    RPIPO16BITS ac(.data_out(ac_data_out),
131
132
                        .clk(ac_clk),
133
                         .data_in(ac_data_in),
```

```
134
                         .Rrst(ac_rstAC),
                         .load(ac_loadAC),
135
136
                         .rst(ac_rst));
137
    assign ac_clk=clk;
    assign ac_data_in=mux_data_out[n:1];
138
    assign ac_rstAC=cr_rstAC;
139
    assign ac_loadAC=cr_loadAC;
140
    assign ac_rst=rst;
141
142
    // multiplier instantiation
143
    PISO16BITS mr(.data_out(mr_data_out),
144
145
                       .clk(mr_clk),
                       .data_in(mr_data_in),
146
                       .shift_in(mr_shift_in),
147
148
                       .load(mr_load),
                       .shift(mr_shift),
149
150
                       .rst(mr_rst));
151
    assign mr_clk=clk;
    assign mr_data_in=multiplier;
152
    assign mr_shift_in=mux_data_out[0];
153
    assign mr_load=cr_load;
154
    assign mr_shift=cr_shift;
    assign mr_rst=rst;
156
157
    //outpur declaration
    assign Product={ac_data_out,mr_data_out};
159
160
161
    always @(posedge clk)
    if(rst)
162
163
     done<=1'b0;
164
165
     done <= ct_count16done;
166
    endmodule
167
```

#### • Verilog Code for Controller

```
count16done);
16
   output reg load,
17
              loadAC,
18
19
               rstAC,
               shift,
20
               count16set,
21
               count16reset;
23 input clk,
         rst,
25
         start,
        count16done;
26
27 parameter S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
28 reg[1:0] ps,ns;
   always @(posedge clk)
30 begin
   if(rst)
31
   ps<=S0;
   else
33
   ps<=ns;
34
35
   end
36
37
   always @(*)
38 begin
   case (ps)
39
   S0: begin
       rstAC=1'b1;
41
       loadAC=1'b0;
42
       load=1'b0;
43
       shift=1'b0;
44
        count16set=1'b0;
45
        count16reset=1'b1;
46
47
       if(start)
        ns=S1;
48
        else
49
         ns=S0;
50
51
       end
52 S1: begin
53
      rstAC=1'b1;
       loadAC=1'b0;
54
       load=1'b1;
55
        shift=1'b0;
56
        count16set=1'b0;
57
       count16reset=1'b1;
59
        ns=S2;
60
        end
61
62 S2: begin
       rstAC=1'b0;
63
        loadAC=1'b1;
64
        load=1'b0;
65
        shift=1'b1;
        count16set=1'b1;
67
        count16reset=1'b0;
```

```
if(count16done)
69
          ns=S3;
70
         else
71
72
           ns=S2;
        end
73
74
    S3: begin
75
         rstAC=1'b0;
         loadAC=1'b0;
76
         load=1'b0;
77
         shift=1'b0;
78
         count16set=1'b0;
79
80
         count16reset=1'b1;
         if(start)
81
          ns=S1;
82
83
         else
           ns=S3;
84
        end
    default: begin
86
               rstAC=1'b1;
87
               loadAC=1'b0;
88
               load=1'b0;
89
               shift=1'b0;
               count16set=1'b0;
91
               count16reset=1'b1;
92
               ns=S0;
94
95
              end
96
    endcase
    end
97
    endmodule
```

#### • Paralle in Parallel out 16 Bits Mulitplicand Register Verilog Code

```
`timescale 1ns / 1ps
   module PIPO16BITS(data_out,
                       clk,
                       data_in,
6
                       load,
                       rst);
   parameter n=16;
                             // multiplicand width size
10
   output reg[n-1:0] data_out;
11
   input[n-1:0] data_in;
12
13
    input load,
          clk,
14
15
         rst;
16
   always @(posedge clk)
    begin
17
     if(rst)
```

```
19    data_out<=16'b0;
20    else if(load)
21    data_out<=data_in;
22    else
23    data_out<=data_out;
24    end
25    endmodule</pre>
```

• Paralle in Parallel out 16 Bits Accumulator Register Verilog Code

```
`timescale 1ns / 1ps
3 // Company:
4 // Engineer:
   // Create Date: 06/30/2022 05:21:02 PM
  // Design Name:
8 // Module Name: RPIPO
  // Project Name:
  // Target Devices:
   // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
   // Revision:
   // Revision 0.01 - File Created
17
  // Additional Comments:
20
21
22
   `timescale 1ns / 1ps
23
24
25
26
27
   module RPIPO16BITS(data_out,
28
                    data in.
30
31
                    Rrst,
                    load,
                    rst);
33
                    // multiplier width size
34
   parameter n=16;
35
   output reg[n-1:0] data_out;
   input[n-1:0] data_in;
   input load,
38
39
        Rrst,
40
        clk,
        rst;
41
  always @(posedge clk)
```

```
begin
43
      if(rst)
44
       data_out<=16'b0;
45
46
      else if(Rrst)
       data_out<=16'b0;
47
      else if(load)
48
       data_out <= data_in;
49
      else
50
51
       data_out<=data_out;
     end
52
    endmodule
53
```

#### • Verilog code for Adder

#### • Paralle in Parallel out 16 Bits Multiplier Register Verilog Code

```
`timescale 1ns / 1ps
5
   module PISO16BITS(data_out,
8
                     data_in,
9
                     shift_in,
10
                     load,
                     shift,
11
12
                     // multiplier width size
   parameter m=16;
13
14
15
   output reg[m-1:0] data_out;
   input[m-1:0] data_in;
16
17
   input load,
         shift,
18
         shift_in,
19
          clk,
```

```
21
          rst;
22
   always @(posedge clk)
23
   begin
     if(rst)
       data_out<=16'b0;
25
26
     else if(load)
      data_out <= data_in;
     else if(shift)
28
       data_out<={shift_in,data_out[15:1]};</pre>
      else
30
31
      data_out<=data_out;
   endmodule
33
```

#### • 16 Bits 2 to 1 Multiplexer Verilog Code

```
`timescale 1ns / 1ps
4
   module MUX17BIT2_1 (data_out,
6
                       data0,
8
                       data1,
                       sel);
   parameter n=16; // multiplicand bits + 1
   output[n:0] data_out;
11
   input[n:0] data0,
13
                data1;
   input sel;
14
15
   assign data_out=sel?data1:data0;
16
   endmodule
17
```

#### • Verilog Code for Counter to count 16

```
`timescale 1ns / 1ps
5
   module COUNTER16(count16done, // one bit output
                     count16set, // one bit input
8
9
                     count16reset,
10
                     rst,
                     clk);
11
   output count16done;
13
   input count16set,
        count16reset,
14
15
          rst,
```

```
clk;
16
   reg[4:0] count;
17
   assign count16done=count[4];
18
   always @(posedge clk)
20 begin
   if(rst)
21
     count <= 5 'b00001;
     else if(count16reset)
23
     count <= 5 'b00001;
24
     else if(count16set)
25
     count <= count +1;
26
27
   else
     count <= count;
28
29
   end
   endmodule
```

#### • Test Bench

```
`timescale 1ns / 1ps
4
  module tb_DATAPATH;
   parameter n=16, m=16;
   wire[n+m-1:0] tb_Product;
   wire tb_done;
   reg tb_clk,
        tb_rst,
11
        tb_start;
12
   reg[15:0] tb_multiplicand,
13
             tb_multiplier;
14
   DATAPATH DUT(.Product(tb_Product),
15
                     .done(tb_done),
16
                     .clk(tb_clk),
17
                     .multiplicand(tb_multiplicand),
18
                     .multiplier(tb_multiplier),
19
                     .start(tb_start),
20
21
                     .rst(tb_rst));
22
   initial tb_clk=1'b0;
23
   always #10 tb_clk=~tb_clk;
24
   integer i;
25
  initial
27 begin
   tb_rst=1'b1;
28
    #15 tb_rst=1'b0;tb_start=1'b1;
   $monitor($time, "tb_Product=%b", tb_Product);
30
   for (i=1; i<=1; i=i+1)</pre>
31
32
   begin
33
34
     tb_multiplicand={$random} %65000;
```

2.7. Report 18

```
35    tb_multiplier={$random} % 75000;
36    #400;
37    end
38
39    $finish;
40    end
41    endmodule
```

### 2.7 Report




Figure 2.6: Behavioural Timing Simulation



Figure 2.7: Post Implementation Timing Simulation




Figure 2.8: Timning Constraints

19 2.7. Report




Figure 2.9: Utilization




Figure 2.10: Power




Figure 2.11: Project Summery

• Maximum frequency calculation

 $T_{clk} = 20ns$  Considered in the test bench

 $T_{slak} = 5.424ns$  shown in the fig 2.8

Therefore,  $T_{min} = T_{clk} - T_{slack}$ 

 $T_{min} = 14.758 ns$  // Hence  $f_{max} \approx 68 MHz$ 

Latency=17 clock cycle

### 2.8 Pipelining

The pipelining is the process in which successive steps of an instruction sequence are executed in turn by a sequence of modules able to operate concurrently, so that another instruction can be begun before the previous one is finished.

Example:Y=A\*B+C In the following fig 2.12 it can seen that the latency of the A and B input




Figure 2.12: PipelineExample

compare to C input is more to reach at Addition block. Because of that throughput is not 1 but after insertion of a flip flop in the path of C. Throughput can be increased.

#### 2.8.1 Data Path

#### 2.8.2 Verilog Codes

Verilog Code for Data Path




Figure 2.13: Data Path with Pipelining

```
9
                          multiplicand,
                          multiplier);
10
   parameter n=16,  // multiplicand width size
11
             m=16; // multiplier width size
  output[n+m-1:0] Product;
13
14
   //output done
  input[n-1:0] multiplicand;
15
   input[m-1:0] multiplier;
16
   input clk,
          rst;
18
   // submodule wire instantiation
19
20
   wire[n-1:0] m0_acc_in,
                m0_md_in,
21
22
                m0_acc_out,
23
                m0_md_out;
   wire[m-1:0] m0_mr_in,
24
25
                m0_mr_out;
26
   wire m0_clk,
27
        m0_rst;
28
   // wire for loop
29
   wire[0:m-1] m_acc_out[n-1:0];
   wire[0:m-1] m md out[n-1:0];
31
   wire[0:m-1] m_mr_out[m-1:0];
32
34
35
   SUBMODULE m0(.acc_in(m0_acc_in),
36
                     .md_in(m0_md_in),
                      .mr_in(m0_mr_in),
37
                      .clk(m0_clk),
                      .rst(m0_rst),
39
40
                      .acc_out(m0_acc_out),
                      .md_out(m0_md_out),
41
                      .mr_out(m0_mr_out));
42
43
   assign m0_acc_in=16'b0;
44
   assign m0_md_in=multiplicand;
   assign m0_mr_in=multiplier;
45
   assign m0_clk=clk;
   assign m0_rst=rst;
47
48
49
50
   assign m_acc_out[0]=m0_acc_out;
   assign m_md_out[0]=m0_md_out;
   assign m_mr_out[0]=m0_mr_out;
52
53
   genvar i;
54
   generate
55
    for (i=1; i < m; i=i+1)</pre>
57
     begin
       SUBMODULE m( m_acc_out[i-1], //acc_in,
58
                    m_md_out[i-1], //md_in,
                    m_mr_out[i-1], //mr_in,
60
61
                    clk,
                                    //clk,
```

```
62
                     rst,
                                    //rst,
                     m_acc_out[i], //acc_out,
63
                                    // md_out,
64
                     m_md_out[i],
65
                     m_mr_out[i]);
                                    // mr_out);
66
67
      end
    endgenerate
68
69
70
    // output initialization
    assign Product = {m_acc_out[m-1],m_mr_out[m-1]};
71
72
    endmodule
```

#### • Verilog Code for submodule

```
`timescale 1ns / 1ps
2
    module SUBMODULE (acc_in,
                      md_in,
7
                      mr_in,
                      clk,
10
                      rst,
11
                      acc_out,
                      md_out,
12
13
                      mr_out);
   parameter n=16, // multiplicand width size
14
             m=16; // multiplier width size
15
    output [n-1:0] acc_out;
16
    output [n-1:0] md_out;
17
    output [m-1:0] mr_out;
18
19
   input clk,
20
21
          rst;
    input[n-1:0] acc_in;
22
   input[n-1:0] md_in;
23
   input[m-1:0] mr_in;
25
   //adder wire instantiation
26
    wire[n:0] ad_data_out;
   wire[n-1:0] ad_data0,
28
                ad_data1;
29
30
    // mux wire instantiation
31
32
    wire[n:0] mux_data_out,
              mux_data0,
33
              mux_data1;
34
35
   wire mux_sel;
36
37
```

```
reg[n-1:0] accumulator,
38
               multiplicand;
39
   reg[m-1:0] multiplier;
40
42
43
   // adder instantaition
  ADDER16BIT ad(.data_out(ad_data_out),
45
                      .data0(ad_data0),
                      .data1(ad_data1));
47
48
   assign ad_data0=accumulator;
   assign ad_data1=multiplicand;
   // mux instantiation
50
   MUX17BIT2_1 mux(.data_out(mux_data_out),
52
                       .data0(mux_data0),
                       .data1(mux_data1),
53
                       .sel(mux_sel));
   assign mux_data0={1'b0,accumulator};
55
   assign mux_data1=ad_data_out;
   assign mux_sel=multiplier[0];
58
59
   always @ (posedge clk)
   begin
60
   if(rst)
   begin
    accumulator<=16'b0;
63
   multiplicand<=16'b0;
   multiplier<=16'b0;
65
  end
66
   else
  begin
68
   accumulator<=acc_in;
   multiplicand <= md_in;
   multiplier<=mr_in;
71
72
   end
73
   end
74
   // out declarattion
76  assign acc_out=mux_data_out[16:1];
   assign md_out=multiplicand;
   assign mr_out={mux_data_out[0], multiplier[15:1]};
78
    endmodule
```

#### • Test bench for Data Path

```
8 parameter n=16, m=16;
   wire[n+m-1:0] tb_Product;
  reg tb_clk,
10
       tb_rst;
   reg[15:0] tb_multiplicand,
12
             tb_multiplier;
13
   PIPELINED_MUL DUT(.Product(tb_Product),
14
                     .clk(tb_clk),
15
16
                     .rst(tb_rst),
                     .multiplicand(tb_multiplicand),
17
                     .multiplier(tb_multiplier));
18
19
   initial tb_clk=1'b0;
20
   always #10 tb_clk=~tb_clk;
21
22
   integer i;
23 initial
24 begin
   tb_rst=1'b1;
25
   #15 tb_rst=1'b0;
26
    $monitor($time, "tb_Product=%b", tb_Product);
    for (i=1; i<=25; i=i+1)</pre>
28
29
    begin
30
    tb_multiplicand={$random} %65000;
31
32
     tb_multiplier={$random}%75000;
     #20;
33
34
     end
35
    #500 $finish;
36
37
    end
    endmodule
38
39
40
41
42
43
44
    `timescale 1ns / 1ps
46
47
48
49
   module tb_PIPELINED_MUL;
51
52
   parameter n=16, m=16;
    wire[n+m-1:0] tb_Product;
53
   reg tb_clk,
54
55
       tb_rst;
   reg[15:0] tb_multiplicand,
56
             tb_multiplier;
57
    PIPELINED_MUL DUT(.Product(tb_Product),
58
                     .clk(tb_clk),
59
60
                     .rst(tb_rst),
```

```
.multiplicand(tb_multiplicand),
61
                    .multiplier(tb_multiplier));
62
63
64 initial tb_clk=1'b0;
65 always #10 tb_clk=~tb_clk;
66 integer i;
67 initial
68 begin
   tb_rst=1'b1;
   #15 tb_rst=1'b0;
   $monitor($time, "tb_Product=%b", tb_Product);
  for(i=1;i<=25;i=i+1)
   begin
73
74
75
    tb_multiplicand={$random} %65000;
    tb_multiplier={$random}%75000;
76
77
    #20;
78
    end
79
    #500 $finish;
80
81
   end
   endmodule
```

#### • Test Bench for sub module

```
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
   // Create Date: 06/30/2022 05:21:02 PM
   // Design Name:
8 // Module Name: RPIPO
9 // Project Name:
10 // Target Devices:
   // Tool Versions:
11
   // Description:
12
13 //
  // Dependencies:
15 //
   // Revision:
   // Revision 0.01 - File Created
   // Additional Comments:
18
20
21
22
   `timescale 1ns / 1ps
23
24
25
26
27
```

```
module RPIPO16BITS(data_out,
28
29
                         clk,
                         data_in,
30
31
                         Rrst,
                         load,
32
33
                         rst);
    parameter n=16;
                             // multiplier width size
34
35
36
    output reg[n-1:0] data_out;
    input[n-1:0] data_in;
37
    input load,
38
39
          Rrst,
          clk,
40
41
          rst;
42
    always @(posedge clk)
     begin
43
      if(rst)
       data_out<=16'b0;
45
      else if(Rrst)
46
       data_out<=16'b0;
47
      else if(load)
48
49
       data_out<=data_in;
      else
50
51
       data_out <= data_out;
52
    endmodule
53
```

### **2.8.3** Report



Figure 2.14: Behavioural Timing Simulation For Input Data



Figure 2.15: Behavioural Timing Simulation For Output Data




Figure 2.16: Post Implementation Timing Simulation For Input



Figure 2.17: Post Implementation Timing Simulation For Output



Figure 2.18: Timning Constraints




Figure 2.19: Utilization




Figure 2.20: Power

• Maximum frequency calculation

 $T_{clk} = 20ns$  Considered in the test bench

 $T_{slak} = 1.698ns$  shown in the fig 2.8

Therefore,  $T_{min} = T_{clk} - T_{slack}$ 

 $T_{min} = 18.302 ns$  // Hence  $f_{max} \approx 55 MHz$ 

Throughput=1 per clock cycle

Latency=16 clock cycle

Lerning from this project

• pipeling

# **Bibliography**