



Getting started with projects based on dual-core STM32H7 microcontrollers in STM32CubeIDE

Introduction

This application note describes how to get started with projects based on STM32H7 Series dual-core microcontrollers in the STMicroelectronics STM32CubeIDE integrated development environment.







1 General information

STM32CubeIDE supports STM32 32-bit products based on the Arm® Cortex® processor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

1.1 Prerequisites

The following tools are prerequisites for understanding the tutorial in this document and developing an application based on the STM32H7 Series:

- STM32CubeIDE 1.4.0 or newer
- STM32Cube FW H7 V1.7.0 or newer
- STM32CubeMX 6.0.0 or newer

Users are advised to keep updated with the documentation evolution of the STM32H7 Series at www.st.com/en/microcontrollers-microprocessors/stm32h7-series.html.

1.2 The use cases in this document

In the STM32CubeIDE context, users have different ways to explore and get started with the development of projects based on the STM32H7 Series. From the list below, select the description that best fits the use case considered and refer to the corresponding section in this application note:

- I already have an SW4STM32 project with an ioc file:
 Refer to Section 2.2 Import an SW4STM32 project with an ioc file
- I already have an SW4STM32 project without an ioc file:
 Refer to Section 2.3 Import an SW4STM32 project without an ioc file
- I want to learn with and explore example projects:
 Refer to Section 2.5 Import a project from the STM32CubeH7 MCU Package
- I want to start a first STM32H7 project:
 - Empty project No STM32CubeMX support for maximum flexibility.
 Refer to Section 2.4 Create an empty project based on the template in the STM32CubeH7 MCU Package
 - STM32CubeH7 project STM32CubeMX-managed project.
 Refer to Section 2.1 Create a new STM32 project

1.3 Specific features of dual-core microcontrollers in the STM32H7 Series

The most obvious feature of a dual-core STM32H7 device is its significant performance boost that comes from the addition of an Arm[®] Cortex[®]-M4 core besides the Arm[®] Cortex[®]-M7 core. Dual-core STM32H7 devices are also very flexible. This application note is a simple getting-started guide to get up and running with a debug session when both cores are running. It does not cover such additional features as the flexibility of being able to boot on either core or the fact that each core can exist in an independent power domain to optimize energy consumption.

1.3.1 Dual-core STM32H7 project structure

When a dual-core STM32H7 project is created, its structure is automatically made hierarchical. The project structure for single-core projects is flat. On the contrary, in a multi-core project, the hierarchical project structure is used. When the user creates or imports a dual-core STM32H7 project, it consists of one root project together with sub-projects, referred to as MCU projects, for each core.


The MCU projects are real CDT[™] projects that can contain both build and debug configurations. On the contrary, the root project is a simple container that allows sharing common code between the cores. The root project can contain neither build nor debug configurations.

AN5361 - Rev 4 page 2/26



If the project is not shown in a hierarchical structure, this can be changed as shown in Figure 1.





AN5361 - Rev 4 page 3/26




2 Create and import projects

This chapter describes how to create or import projects for dual-core microcontrollers in the STM32H7 Series.

2.1 Create a new STM32 project

To start a new project, go to [File]>[New]>[STM32 Project] as shown in Figure 2.

Figure 2. New STM32 project




AN5361 - Rev 4 page 4/26



Select the desired MCU or board. In the example illustrated in Figure 3, the selected board is the NUCLEO-H745ZI-Q. Click on [Next >].

Figure 3. Target selection



AN5361 - Rev 4 page 5/26



After the target selection comes the project setup step shown in Figure 4. The *Targeted Project Type* setting determines whether the project gets generated by STM32CubeMX or not. An *Empty* project is a skeleton of a project that needs building upon while *STM32Cube* indicates an STM32CubeMX-managed project.

X IDE STM32 Project **Project Setup** Setup STM32 project Project Name: NUCLEO-H745ZI-Q ✓ Use default location C:/Users/ /STM32CubeIDE/workspace Browse... Options Targeted Language ○ C ○ C++ Targeted Binary Type Executable Static Library Targeted Project Type ● STM32Cube ○ Empty ? < Back Next > **Finish** Cancel

Figure 4. Projet setup

2.2 Import an SW4STM32 project with an ioc file


If the project already contains an ioc file, the easiest way to import the project into a working STM32CubeIDE environment is to copy it and open the copy through STM32CubeMX stand alone, then, in the *Project Manager*, change the *Toolchain / IDE* to STM32CubeIDE and regenerate the project.

AN5361 - Rev 4 page 6/26



After the project is regenerated, go to [File]>[Import...] and choose to import it as an Existing projects into workspace as shown in Figure 5.

Figure 5. Import an existing projet with an ioc file




Then copy the code inside the different /* USER CODE BEGIN */ blocks that exist in the project into the new STM32CubeIDE environment.

2.3 Import an SW4STM32 project without an ioc file

To make sure the project gets a hierarchical structure, the recommended way is to go to [File]>[New]>[STM32 Project] as shown in Figure 6.

Figure 6. New STM32 project




Select the device for the project being imported and click on [Next >].

AN5361 - Rev 4 page 7/26



When setting up the project as shown in , make sure the *Targeted Project Type* is set to *Empty* and click on [Finish].

Figure 7. Projet setup




AN5361 - Rev 4 page 8/26



After the empty hierarchical project is generated:

- 1. Go to [File]>[Import...]
- Import the SW4STM32 project as Import ac6 System Workbench for STM32 Project
- 3. Copy and paste the project files and resources into the sub-project of the empty project as shown in Figure 8

Figure 8. Copy project content to empty sub-project



Note: It is not recommended to import the .cproject, .project or .settings files.

It is important to remember to configure also the same build settings used previously while the project was in the SW4STM32 environment. If the project contains linked resources, these need to be updated to point to the correct resource in the file system.

This process is necessary because, when importing without any special treatment a project from SW4STM32 that does not have an ioc file, it is imported into STM32CubeIDE with a flat project structure.

2.4 Create an empty project based on the template in the STM32CubeH7 MCU Package

Follow the same steps as in Section 2.3 Import an SW4STM32 project without an ioc file but use STM32Cube_FW_H7 firmware in the STM32CubeH7 MCU Package as input.


AN5361 - Rev 4 page 9/26



2.5 Import a project from the STM32CubeH7 MCU Package


In order to import the STM32Cube firmware project into STM32CubeIDE, go to [**File**]>[**Import**], select *Existing Projects into Workspace* as shown in Figure 9, and click on [**Next**>].

Figure 9. Import of firmware project into STM32CubeIDE



Then select the correct project. A project example is by default located at $\theta = FM_12Cube\$ Repository\ST M32Cube_FW_H7_VX.X.\Projects\NUCLEO-H745ZI-Q\Examples\GPIO\GPIO_EXTI.

Figure 10. Firmware project selection



After selecting the project, click on [Finish] to import and build the project.

AN5361 - Rev 4 page 10/26




3 Debugging

This chapter highlights some of the points to bear in mind while debugging a device in the STM32H7 Series. In the next two sections, this application note covers the configurations needed to start debug sessions with ST-LINK GDB server and OpenOCD.

To start configuring the launch of the debug session, right-click the sub-project (in this example, the Cortex[®]-M7) and select [**Debug As**]>[**Debug Configurations...**] as shown in Figure 11.

Figure 11. ST-LINK GDB server debug configuration (1 of 6) and OpenOCD debug configuration (1 of 3)



Note: For the rest of this section, examples are based on the NUCLEO-H755ZI-Q board.

AN5361 - Rev 4 page 11/26



3.1 Setting up with ST-LINK GDB server

Since the STM32CubeMX default project puts the Cortex[®]-M4 in the Deepsleep mode, the [**Reset behaviour**] field must be set to *Connect under reset* to be able to communicate with the CPU (refer to Figure 12). The *Halt all cores* option must not be set. Setting it prevents the Cortex[®]-M4 from starting to execute the code. The Cortex[®]-M4 must execute the code and go to Stop mode before the Cortex[®]-M7 can start executing the code and wake up the Cortex[®]-M4 by releasing a hardware semaphore. In the debug configuration, select *Enable shared ST-LINK*, switch to the *Startup* tab and select [**Add...**].

Debug Configurations Create, manage, and run configurations Name: NUCLEO-H745ZI-Q_CM7 Debug type filter text Main 🏇 Debugger ▶ Startup 🦫 Source 🔲 Common GDB Connection Settings C/C++ Application C/C++ Attach to Application Autostart local GDB server Host name or IP address localhos C/C++ Postmortem Debugger O Connect to remote GDB server Port number C/C++ Remote Application © GDB Hardware Debugging Debug probe ST-LINK (ST-LINK GDB server) ∨ □ Launch Group

STM32 Cortex-M C/C++ Application GDB Server Command Line Options IDE NUCLEO-H745ZI-Q_CM4 Debug
IDE NUCLEO-H745ZI-Q_CM7 Debug Show Command Line Interface ○ JTAG SWD ST-LINK S/N ∨ Scan Frequency (kHz): Auto Access port: 0 - Cortex-M7 Reset behaviour Type: Connect under reset V Halt all cores Enable Debug in low power modes: Suspend watchdog counters while halted: No configuration Cross Trigger Interface (CTI) Allow other cores to halt this core Signal halt events to other cores Serial Wire Viewer (SWV) RTOS Kernel Awareness Enable Enable RTOS Proxy 16.0 Driver settings Limit SWO clock Driver: ThreadX Maximum SWO clock (kHz): auto detect Port: cortex_m0 61235 Port number: 60000 ✓ Verify flash download ☑ Enable live expressions C:\Users\burguera\STM32CubelDE\workspace_1.9.0.22w04\NUCLEO-H745ZI-Q\CM7\Debug\st-I Browse... Log to file: External Loader: ∨ Scan ☐ Initialize Shared ST-LINK Max halt timeout(s): 2 Re<u>v</u>ert Appl<u>y</u> Filter matched 9 of 11 items ? <u>D</u>ebug Close

Figure 12. ST-LINK GDB server debug configuration (2 of 6)

AN5361 - Rev 4 page 12/26

<u>D</u>ebug

Close



Startup tab - Cortex®-M7

?

The Cortex®-M7 debug configuration is responsible for loading both the Cortex®-M7 and Cortex®-M4 images. Go to the *Startup* tab to do this as shown in Figure 13:

Debug Configurations Create, manage, and run configurations 📑 🖟 🗎 🗶 🗎 🕶 Name: NUCLEO-H755-Q_CM7 Debug type filter text C/C++ Application Initialization Commands C/C++ Attach to Application C/C++ Postmortem Debugger C/C++ Remote Application ■ GDB Hardware Debugging Load Image and Symbols ■ Launch Group Build Add... Download Load sy... Launch Group (Deprecated) √ true Debug/NUCLEO-H755-Q_CM4.elf [NUCLEO-H755-Q_CM4] √ true √ true ▼ III STM32 Cortex-M C/C++ Application Edit... Debug\NUCLEO-H755-Q_CM7.elf [NUCLEO-H755-Q_CM7] √ true ■ NUCLEO-H755-Q_CM4 Debug Remove NUCLEO-H755-Q_CM7 Debug Move up Runtime Options Set program counter at (hex): ✓ Set breakpoint at: main ☑ Exception on divide by zero Exception on unaligned access ✓ Halt on exception ✓ Resume Run Commands Apply Filter matched 10 of 10 items

Figure 13. ST-LINK GDB server debug configuration (3 of 6)

AN5361 - Rev 4 page 13/26



To download also the Cortex®-M4 image, click [Add...], browse the correct project, and build the configuration. The result is shown in Figure 14.

IDE Add/Edit item X This file is already used. NUCLEO-H755-Q_CM4 Project: Build configuration: Debug Program path: Debug/NUCLEO-H755-Q_CM4.elf File system... ✓ Perform build ✓ Download Use download offset (hex) ✓ Load symbols Use symbol address (hex) OK Cancel

Figure 14. ST-LINK GDB server debug configuration (4 of 6)

The order in the load list is very important. The last entry in the list, marked by a green arrow (refer to Figure 13, is the image debugged with this debug configuration. Consequently, the debugger fetches the program counter value (PC) from this image.

AN5361 - Rev 4 page 14/26




Startup tab - Cortex®-M4

As shown in Figure 15:

- Make sure that the Port number exceeds the value of the previous debug configuration by at least 3 (61238 in this example)
- Select 3 Cortex-M4 for [Access port]
- Select None for [Reset behaviour]
- Select Enable shared ST-LINK

Figure 15. ST-LINK GDB server debug configuration (5 of 6)



AN5361 - Rev 4 page 15/26



Go to the *Startup* tab and select [**Edit..**.]>[**Disable Download**]. This is required since the download is already performed by the Cortex[®]-M7 configuration (refer to Figure 16).

Debug Configurations Create, manage, and run configurations 📑 😩 📵 🔊 🖺 🔻 Name: NUCLEO-H755-Q_CM4 Debug type filter text ■ Main * Debugger Startup Source □ Common C/C++ Application Initialization Commands C/C++ Attach to Application C/C++ Postmortem Debugger C/C++ Remote Application © GDB Hardware Debugging Load Image and Symbols ■ Launch Group Build Download Load sy... Add... Launch Group (Deprecated) ▼ III STM32 Cortex-M C/C++ Application Edit... ■ NUCLEO-H755-Q_CM4 Debug ■ NUCLEO-H755-Q_CM7 Debug Remove Move up Move down Runtime Options Set program counter at (hex): ✓ Set breakpoint at: main Exception on divide by zero Exception on unaligned access ✓ Halt on exception Run Commands Apply Filter matched 10 of 10 items ? <u>D</u>ebug Close

Figure 16. ST-LINK GDB server debug configuration (6 of 6)

The configuration is complete.


AN5361 - Rev 4 page 16/26



3.1.1 Launching the configurations

- 1. Launch the Cortex®-M7 configuration to download both the Cortex®-M4 and Cortex®-M7 images
- 2. Set the Cortex®-M7 core running so that the HSEM semaphore is released and Cortex®-M4 wakes up from Stop mode
- 3. Launch the Cortex®-M4 configuration using the arrow next to the debug icon. It is in the running mode and the user can halt it.

Figure 17. ST-LINK GDB server debug configuration launch



Note: After creating the debug configurations for both cores, they are not shown in the scroll-down menu if they have never been launched before. This is because the arrow provides access to the history of latest launches, with a grayed "no history" message if there are none. First-time degug launch must be done through the debug

configuration wizard.

When debugging an STM32H7 device with the ST-LINK GDB server, it is possible to create a launch group, which offers the following advantages:

 The user can launch the debug session on both cores with only one launch configuration as shown in Figure 18.




Figure 18. ST-LINK GDB server launch group

 The user can stop both cores using the launch group. This avoids having to terminate both debug sessions individually.

AN5361 - Rev 4 page 17/26



3.1.2 Cross-trigger Interface

The cross-trigger interface is used to send halt signals from one core to the other. To enable the Cortex®-M4 to halt the Cortex®-M7, apply the following configuration:

- In the Cortex®-M4 debug configuration: select Signal halt events to other cores
- In the Cortex®-M7 debug configuration: select Allow other cores to halt this core

Figure 19. ST-LINK GDB server debug cross-trigger interface

Cross Trigger Interface (CTI)	
Allow other cores to halt this core Signal halt events to other cores	

Note: Checking both checkboxes in both debug configurations enables both cores to halt each other.

AN5361 - Rev 4 page 18/26




3.2 Setting up with OpenOCD

Select ST-LINK (OpenOCD) as the [**Debug probe**]. Select Autostart local GDB server for the configuration that launches first, which is the Cortex $^{\circledR}$ -M7 in the example in Figure 20. Set all the default options and verify that:

- Connect under reset is selected as [Reset Mode].
- [Shared ST-LINK] is selected; this option is mandatory to run the multicore target.

Figure 20. OpenOCD debug configuration (2 of 3)




AN5361 - Rev 4 page 19/26



Create the debug configuration for the other core, which is the Cortex®-M4 in the example in Figure 21:

- Select ST-LINK (OpenOCD) as the [Debug probe]
- Select Autostart local GDB server as default
- Make sure that the *Port number* exceeds the value of the previous debug configuration by at least 2 (3335 in this example)
- Open [Generator Options] and select Core reset as [Reset Mode]

Figure 21. OpenOCD debug configuration (3 of 3)



The configuration of the *Startup* tab is the same as with the ST-LINK GDB server probe for both debug configurations (refer to Startup tab - Cortex-M7 and Startup tab - Cortex-M4 in Section 3.1 Setting up with ST-LINK GDB server).


AN5361 - Rev 4 page 20/26



3.2.1 Launching the configurations

After both debug configurations are set up, save them and click on the arrow next to the debug icon to make sure launching the autostarting local GDB server first (the Cortex®-M7 in this example). After this first launch, click on the same arrow again and launch the other configuration.

Figure 22. OpenOCD debug configuration launch



Note:

After creating the debug configurations for both cores, they are not shown in the scroll-down menu if they have never been launched before. This is because the arrow provides access to the history of latest launches, with a grayed "no history" message if there are none. First-time degug launch must be done through the debug configuration wizard.

When debugging an STM32H7 device with OpenOCD, it is possible to create a launch group, which offers the following advantages:

• The user can launch the debug session on both cores with only one launch configuration.





Figure 23. Launch OpenOCD debug on both cores

AN5361 - Rev 4 page 21/26



 The user can stop both cores using the launch group. This avoids having to manually terminate both debug sessions individually. In Figure 24, the launch group in pink handles each of the cores in green.

Figure 24. Stop OpenOCD debug on both cores




3.2.2 Cross-trigger interface

The cross-trigger interface is used to send halt signals from one core to the other. To enable the Cortex[®]-M4 to halt the Cortex[®]-M7, apply the following configuration:

- In the Cortex[®]-M4 debug configuration: select Signal halt events to other cores
- In the Cortex®-M7 debug configuration: select Allow other cores to halt this core

Figure 25. OpenOCD debug cross-trigger interface



Note: Checking both checkboxes in both debug configurations enables both cores to halt each other.

AN5361 - Rev 4 page 22/26



Revision history

Table 1. Document revision history

Date	Revision	Changes
21-Nov-2019	1	Initial release.
23-Jul-2020	2	Reorganized Section 3 Debugging: Updated Section 3.1 Setting up with ST-LINK GDB server, Section 3.1.1 Launching the configurations, and added Figure 18. STLINK GDB server launch group Updated Section 3.2 Setting up with OpenOCD, Figure 20. OpenOCD debug configuration (2 of 3), Figure 21. OpenOCD debug configuration (3 of 3) and Section 3.2.2 Cross-trigger interface
10-Jun-2021	3	Updated Figure 11 in Section 3 Debugging.
9-Feb-2022	4	Updated the Figure 12 and its introduction in Section 3.1 Setting up with ST-LINK GDB server.

AN5361 - Rev 4 page 23/26



Contents

1	General information				
	1.1		juisites		
	1.2	The us	se cases in this document	2	
	1.3	Specif	ic features of dual-core microcontrollers in the STM32H7 Series	2	
		1.3.1	Dual-core STM32H7 project structure	2	
2	Crea	ate and	import projects		
	2.1	Create	e a new STM32 project	4	
	2.2	Import	an SW4STM32 project with an ioc file	6	
	2.3	Import	an SW4STM32 project without an ioc file	7	
	2.4	Create	e an empty project based on the template in the STM32CubeH7 MCU Package	9	
	2.5	Import	a project from the STM32CubeH7 MCU Package	10	
3	Deb	ugging		11	
	3.1	Setting	g up with ST-LINK GDB server	12	
		3.1.1	Launching the configurations	17	
		3.1.2	Cross-trigger Interface	18	
	3.2	Setting	g up with OpenOCD	19	
		3.2.1	Launching the configurations	21	
		3.2.2	Cross-trigger interface	22	
Rev	ision	history		23	
Lis	t of fic	ures		25	



List of figures

Figure 1.	Setting the project hierarchical view	. 3
Figure 2.	New STM32 project	. 4
Figure 3.	Target selection	. 5
Figure 4.	Projet setup	. 6
Figure 5.	Import an existing projet with an ioc file	. 7
Figure 6.	New STM32 project	. 7
Figure 7.	Projet setup	. 8
Figure 8.	Copy project content to empty sub-project	. 9
Figure 9.	Import of firmware project into STM32CubeIDE	10
Figure 10.	Firmware project selection	10
Figure 11.	ST-LINK GDB server debug configuration (1 of 6) and OpenOCD debug configuration (1 of 3)	11
Figure 12.	ST-LINK GDB server debug configuration (2 of 6)	12
Figure 13.	ST-LINK GDB server debug configuration (3 of 6)	13
Figure 14.	ST-LINK GDB server debug configuration (4 of 6)	14
Figure 15.	ST-LINK GDB server debug configuration (5 of 6)	15
Figure 16.	ST-LINK GDB server debug configuration (6 of 6)	
Figure 17.	ST-LINK GDB server debug configuration launch	
Figure 18.	ST-LINK GDB server launch group	
Figure 19.	ST-LINK GDB server debug cross-trigger interface	18
Figure 20.	OpenOCD debug configuration (2 of 3)	19
Figure 21.	OpenOCD debug configuration (3 of 3)	20
Figure 22.	OpenOCD debug configuration launch	21
Figure 23.	Launch OpenOCD debug on both cores	
Figure 24.	Stop OpenOCD debug on both cores	22
Figure 25.	OpenOCD debug cross-trigger interface	22



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

AN5361 - Rev 4 page 26/26