

MCU / FPGA / SOC Test Carrier B'd - A (Rev.A)

[1] Index

Rev	Date	Designer	Description
A	24.05.18	Ganghyeok Lim	Create design project

Index
#1 Index
#2 Overview
#3 Power
#4 MCU
#5 Connector


Title	Test Carrier Bd.PrjPcb		Rev	*
Doc	01_Index.SchDoc			
Sheet # 1 of 8	Author	*		
Date	2024-05-18			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.				

[2] Overview


Title		Test Carrier Bd.PrjPcb		Rev	*
Doc		02_Overview.SchDoc			
Sheet # 2 of 8		Author *			
Date		2024-05-18			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

[3] Power Module Connector


Power Module Connector



Power Connector (24V)




Analog Power / GND




Title		Rev	
Test Carrier Bd.PrjPcb		*	
Doc			
03_Power.SchDoc			
Sheet # 3 of 8	Author *		
Date 2024-05-20			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.			

커넥터 결합시 핀 번호가 올바르게 매칭되는지 확인 필요 (3D View 활용)



TFT_LCD_DATA0	R400	0R_0603	MCU IO 14
TFT_LCD_DATA1	R401	0R_0603	MCU IO 15
TFT_LCD_DATA2	R402	0R_0603	MCU IO 16
TFT_LCD_DATA3	R403	0R_0603	MCU IO 17
TFT_LCD_DATA4	R404	0R_0603	MCU IO 18
TFT_LCD_DATA5	R405	0R_0603	MCU IO 19
TFT_LCD_DATA6	R406	0R_0603	MCU IO 20
TFT_LCD_DATA7	R407	0R_0603	MCU IO 21
TFT_LCD_DATA8	R408	0R_0603	MCU IO 22
TFT_LCD_DATA9	R409	0R_0603	MCU IO 23
TFT_LCD_DATA10	R410	0R_0603	MCU IO 24
TFT_LCD_DATA11	R411	0R_0603	MCU IO 25
TFT_LCD_DATA12	R412	0R_0603	MCU IO 26
TFT_LCD_DATA13	R413	0R_0603	MCU IO 27
TFT_LCD_DATA14	R414	0R_0603	MCU IO 28
TFT_LCD_DATA15	R415	0R_0603	MCU IO 104
USER_DIP SW1	R416	0R_0603	MCU IO 33
USER_DIP SW2	R417	0R_0603	MCU IO 34
USER_DIP SW3	R418	0R_0603	MCU IO 35
USER_DIP SW4	R419	0R_0603	MCU IO 36
TFT_LCD_TS_SPI_MISO	R420	0R_0603	MCU IO 39
TFT_LCD_TS_SPI_SCK	R421	0R_0603	MCU IO 40
TFT_LCD_TS_MINT	R422	0R_0603	MCU IO 41
TFT_LCD_TS_CS3	R423	0R_0603	MCU IO 42
TFT_LCD_TS_SPI_MOSI	R424	0R_0603	MCU IO 44
TFT_LCD_nRST	R425	0R_0603	MCU IO 105
TFT_LCD_nCS	R426	0R_0603	MCU IO 106
TFT_LCD_RS	R427	0R_0603	MCU IO 107
TFT_LCD_nWR	R428	0R_0603	MCU IO 108
BUFFER EN	R429	0R_0603	MCU IO 109
USER_LED1_BLUE	R434	0R_0603	MCU IO 53
USER_LED1_GREEN	R435	0R_0603	MCU IO 54
USER_LED1_RED	R436	0R_0603	MCU IO 55
USER_LED2_BLUE	R437	0R_0603	MCU IO 135
USER_LED2_GREEN	R438	0R_0603	MCU IO 136
USER_LED2_RED	R439	0R_0603	MCU IO 137




Title		Test Carrier Bd.PrjPcb		Rev	*
Doc		04_MCU_Part.SchDoc			
Sheet # 4 of 8		Author			
Date		2024-05-21			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					


[5] FPGA / SOC Power

Buck Converters


Power Sequence : +1V → +1.8V → +1.35V → +3.3V



SOC's PS_NRST



FPGA/SOC JTAG Connector



Title		Rev
Test Carrier Bd.PrjPcb		*
Doc		
05_FPGA_SOC_Part1.SchDoc		
Sheet # 5 of 8	Author *	
Date	2024-05-20	
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

[6] FPGA / SOC SOM B'd Connector

SOM B'd의 Edge Connector와 Socket의 핀 매칭 확인하였음.

FPGA/SOC

A

B

C


D

A

B

C


D



PS_MIO11 TFT_LCD_nRST
PS_MIO14 TFT_LCD_nCS
PS_MIO0 TFT_LCD_RS
PS_MIO31 TFT_LCD_nWR
PS_MIO39 DONE
TFT_LCD_DATA0

PS_SD0_CLK TFT_LCD_DATA1
PS_SD0_CMD TFT_LCD_DATA2
PS_SD0_DATA0 TFT_LCD_DATA3
PS_SD0_DATA1 TFT_LCD_DATA4
PS_SD0_DATA2 TFT_LCD_DATA5
PS_SD0_DATA3 TFT_LCD_DATA6


EXT_TDI
EXT_TDO
EXT_TCK
EXT_TMS



TFT_LCD_DATA7 PS_UART1_TX
TFT_LCD_DATA8 PS_UART1_RX
TFT_LCD_DATA9 PS_I2C0_SCL
TFT_LCD_DATA10 PS_I2C0_SDA
TFT_LCD_DATA11 PS_SPI0_SCL
TFT_LCD_DATA12 PS_SPI0_MOSI
TFT_LCD_DATA13 PS_SPI0_MISO
TFT_LCD_DATA14 PS_SPI1_SCL
TFT_LCD_DATA15 PS_SPI1_MOSI
TFT_LCD_DATA16 PS_SPI1_MISO

PS_CAN1_TX
PS_CAN1_RX
PS_SPI0_SCL
PS_SPI0_MOSI
PS_SPI0_MISO
PS_SPI1_SCL
PS_SPI1_MOSI
PS_SPI1_MISO

EXT_PS_UART0_TX
EXT_PS_UART0_RX
EXT_PG_1.35V
EXT_PG_3.3V
EXT_PS_NPOR
EXT_PS_NRST




Jumper Resistor

BUZZER_EN	R600	0R/0603	FPGA I/O 9
USER_LED1_BLUE	R601	0R/0603	FPGA I/O 10
USER_LED1_GREEN	R602	0R/0603	FPGA I/O 11
USER_LED1_RED	R603	0R/0603	FPGA I/O 12
USER_LED2_BLUE	R604	0R/0603	FPGA I/O 13
USER_LED2_GREEN	R605	0R/0603	FPGA I/O 14
USER_LED2_RED	R606	0R/0603	FPGA I/O 15
USER_TACT_SW1	R607	0R/0603	FPGA I/O 16
USER_TACT_SW2	R608	0R/0603	FPGA I/O 17
USER_TACT_SW3	R609	0R/0603	FPGA I/O 18
USER_TACT_SW4	R610	0R/0603	FPGA I/O 19
USER_DIP_SW1	R611	0R/0603	FPGA I/O 20
USER_DIP_SW2	R614	0R/0603	FPGA I/O 21
USER_DIP_SW3	R617	0R/0603	FPGA I/O 22
USER_DIP_SW4	R618	0R/0603	FPGA I/O 23
TFT_LCD_nRST	R621	0R/0603	SOC PS I/O 1
TFT_LCD_nCS	R622	0R/0603	SOC PS I/O 2
TFT_LCD_RS	R624	0R/0603	SOC PS I/O 3
TFT_LCD_nWR	R625	0R/0603	SOC PS I/O 4
TFT_LCD_DATA0	R627	0R/0603	SOC PS I/O 5
TFT_LCD_DATA1	R628	0R/0603	SOC PS I/O 13
TFT_LCD_DATA2	R629	0R/0603	SOC PS I/O 14
TFT_LCD_DATA3	R630	0R/0603	SOC PS I/O 15
TFT_LCD_DATA4	R631	0R/0603	SOC PS I/O 16
TFT_LCD_DATA5	R632	0R/0603	SOC PS I/O 17
TFT_LCD_DATA6	R633	0R/0603	SOC PS I/O 18
TFT_LCD_DATA7	R634	0R/0603	SOC PS I/O 25
TFT_LCD_DATA8	R635	0R/0603	SOC PS I/O 26
TFT_LCD_DATA9	R636	0R/0603	SOC PS I/O 29
TFT_LCD_DATA10	R637	0R/0603	SOC PS I/O 30
TFT_LCD_DATA11	R638	0R/0603	SOC PS I/O 36
TFT_LCD_DATA12	R639	0R/0603	SOC PS I/O 39
TFT_LCD_DATA13	R640	0R/0603	SOC PS I/O 40
TFT_LCD_DATA14	R641	0R/0603	SOC PS I/O 41
TFT_LCD_DATA15	R642	0R/0603	SOC PS I/O 42
PG_1.35V	R643	0R/0603	SOC PS I/O 45
PG_3.3V	R644	0R/0603	SOC PS I/O 46

FTDI JTAG Programmer

M.2 B'd의 Edge Connector와 Socket의 핀 매칭 확인하였음.



M.2 Mount Hole




M.2 Mount hole must be located 79.89 mm apart from the M.2 Socket


Title Test Carrier Bd.PrjPcb		Rev *
Doc 06_FPGA_SOC_Part2.SchDoc	Author *	
Sheet # 6 of 8		
Date 2024-05-20	This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.	

[7] Peripheral Part


TFT LCD (with Touch Screen)




Buzzer (For MCU / FPGA / SOC_PL)




External I/O Connector




User Switch (For MCU / FPGA / SOC_PL)



User LED (For MCU / FPGA / SOC_PL)



PCB Mount Holes



Title		Rev
Test Carrier Bd.PrjPcb		*
Doc		07_Peripheral_Part.SchDoc
Sheet # 7 of 8		Author
Date		2024-05-20
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

