

## [1] Index

Rev	Date	Designer	Description
A	24.05.03	Ganghyeok Lim	Create design project

- #1 Index
- #2 Overview
- #3 ZYNQ Power
- #4 ZYNQ Config
- #5 ZYNQ Processing System (PS)
- #6 ZYNQ Programmable Logic (PL)
- #7 ZYNQ DDR Controller
- #8 DDR3L Modules
- #9 Connector

Title		Rev
ZYNQ-7000 SOM Bd.PrjPcb		*
Doc	01_Index.SchDoc	
Sheet # 1 of 9	Author	*
Date	2024-05-08	
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


# [2] Overview

Title		ZYNQ-7000 SOM Bd.PrjPcb		Rev	*
Doc		02_Overview.SchDoc			
Sheet # 2 of 9		Author *			
Date		2024-05-03			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					


ZYNQ-7000 SOM B'd (Rev.A)

# [3] ZYNQ Power & Decoupling

## Main Supplies (INT, AUX, DDR, MIO)



## Zynq Config, JTAG




(없어도 동작에 큰 지장이 없을 것으로 판단됨/ Digilent CMOD에 ESD 소자 달려있는지 확인해볼 것. 거가는 USB로 함)

### ***Boot Mode MIO Strapping Pins (UG585 p167)***

```

BOOT_MODE[0] → MIO[5]
BOOT_MODE[1] → MIO[3]
BOOT_MODE[2] → MIO[4]
BOOT_MODE[3] → MIO[2]
BOOT_MODE[4] → MIO[6]


```




Title		ZYNQ-7000 SOM Bd.PrjPcb		Rev	*
Doc		04_ZYNQ_Config.SchDoc			
Sheet #	4	of	9	Author	*
Date	2024-05-17				
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

# [5] ZYNQ Processing System (PS)


## ZYNQ PS (BANK 500 / 501)




## PS Clock (33.33 MHz)




## QSPI Flash Memory (128Mbit)




## Power on Reset




## System Reset Switch




## PS Status LED




## MIO Bank Voltage Mode Config



## PS\_MIO\_VREF Config





## PS\_CAN Term. Resistor




Title		Rev
ZYNQ-7000 SOM Bd.PrjPcb		*
Doc		05_ZYNQ_PS.SchDoc
Sheet # 5 of 9		
Author		
Date		2024-05-17
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


## [6] ZYNQ Programmable Logic (PL)



## PL Clock (50MHz)




## PL Status LED




## PL PUDC Config

"PUDC\_B" is for Pull-UP During Configuration (bar)  
if "PUDC\_B" is Low, Internal pull-up resistors are enabled  
else if "PUDC\_B" is High, Internal pull-up resistors are disabled



Pin Description : Refer to UG865 p13 (PUDC\_B)


Title		Rev
ZYNQ-7000 SOM Bd.PrjPcb		*
Doc 06_ZYNQ_PL.SchDoc		
Sheet # 6 of 9	Author _	
Date 2024-05-17		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

[illegible]


Title		ZYNQ-7000 SOM Bd.PrjPcb		Rev	*
Doc					
07_ZYNQ_DDR.SchDoc					
Sheet # 7 of 9	Author *				
Date 2024-05-17					
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

# [8] DDR3L Memory Modules


## ACC & DATA Connections



## DDR Power & Decoupling







## Unused Pins




Title		Rev
ZYNQ-7000 SOM Bd.PrjPcb		*
Doc		08_DDR3L_Modules.SchDoc
Sheet # 8 of 9		Author *
Date		2024-05-17
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		




## [9] Connectors



## Decoupling Capacitors



## Power LED



Title		Rev
ZYNQ-7000 SOM Bd.PrjPcb		*
Doc		
09_Connectors.SchDoc		
Sheet # 9 of 9	Author *	
Date	2024-05-17	
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		