# Lab 4 - The Datapath, and ALU Control Units

#### Intro:

For this lab you will be building the control units for a MIPS processor. There are two of them. The main control unit manages the datapath. It receives an opcode input from the currently executing instructions, and based on this opcode it configures the datapath accordingly. A truth table for the units functionality can be found in Figure 4.22 of your textbook. The figure is also shown below.

Control	Signal name	R-format	lw	sw	beq
	Op5	0	1	1	0
	Op4	0	0	0	0
la anta	Op3	0	0	1	0
Inputs	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
Outputs	MemtoReg	0	1	Х	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

FIGURE D.2.4 The control function for the simple one-clock implementation is completely specified by this truth table. This table is the same as that shown in Figure 4.22.

The second control unit manages the ALU. It receives an ALU opcode from the datapath controller, and the Funct Field from the current instruction. With these the ALU controller decides what operation the ALU is to perform. The following figures from your textbook give an idea of the inputs and outputs of the ALU controller.

ALU control lines	Function				
0000	AND				
0001	OR				
0010	add				
0110	subtract				
0111	set on less than				
1100	NOR				

**The ALU Control Lines** 

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	and	0000
R-type	10	OR	100101	or	0001
R-type	10	set on less than	101010	set on less than	0111

ALU Control Bits based on ALUop, and Funct filed

ALUOp		Funct field						
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO	Operation
0	0	Х	Х	Х	Х	Х	Х	0010
X	1	Х	Х	Х	Х	Х	Х	0110
1	Х	Х	Х	0	0	0	0	0010
1	Х	Х	Х	0	0	1	0	0110
1	Х	Х	Х	0	1	0	0	0000
1	Х	Х	Х	0	1	0	1	0001
1	Х	Х	Х	1	0	1	0	0111

**Truth Table for ALU Control** 

### **Deliverables**

For this lab you are expected to build and test both the datapath and ALU control units. The target processor architecture will only support a subset of the MIPS instructions. These instructions are listed below. You only have to offer control for these instructions. Signal values can be found within your textbook.

- add, addu, addi
- sub, subi
- slt
- not, nor
- or
- and
- lw, sw
- beq

To complete this lab you are provided with the following skeleton code files. The control unit files should be familiar to you, but the library file may not be. This file is offered only to make your code more readable, and you are not obliged to use it. In the MIPS processor the opcode and funct values are assumed to be constants (Magic Numbers), and you can treat them as such. The library file is a way to assign global names to these value which can be used throughout your design. Examples of how to include the file is shown at the top of the control\_unit, and alu\_control files. The library is incomplete as written, and holds incorrect signal values

- Control Unit: control\_unit.vhd (ilearn)
- ALU Control: alu\_control.vhd (ilearn)
- Constants Library: cpu\_constant\_library.vhd (ilearn)

## **Architecture Case Study**

For lab this week you are also expected to perform a simple case study. It is meant to show how important understanding a computer's architecture, and compiler is when developing efficient code. For this study you are to compare and analyze the execution time of the two programs given on ilearn. You should run a number of experiments varying the input size from 100, to 30,000.

Based on the results you are to write a report of your findings. The report should contain a graph

of your data, and useful analysis of it. You should draw conclusions based on your findings. Reports that simply restate what is in the graph will not get full credit. The report should be in PDF format.

### Turn-In:

Each group should turn in one tar file to iLearn. The contents of which should be:

- A README file with the group members names, and any incomplete or incorrect functionality
- A completed version of the control\_unit.vhd, and alu\_control.vhd files
- A completed version of of cpu\_contant\_library.vhd (only if used)
- A VHDL file(s) for the Testbenches
- A PDF report for your case study