Progress Report

Who worked on each part of the design

Jiamao Xu: control rom, datapath, ALU register, BR en registers

Garen Hu: control rom, datapath, PC registers, ALU mux register, ctrl register

Jerry Wang: control rom, datapath, imm register, data register, pc sel register

The functionalities you implemented

Basic pipeline with components: control rom, datapath, PC, ALU unit, CMP unit, regfile, pc mux, regfile mux, alu mux, cmp mux. Can handle all of the RV32I instructions (with the exception of FENCE*, ECALL, EBREAK, and CSRR instructions).

The testing strategy you used to verify these functionalities

First, we run the provided test code, and we use Verdi to verify the mem address and the corresponding register value. If we find something goes wrong. We find the mem address and we manually change the halting condition to a few lines after the problem line. For example, if the problem occurs at memory address 80000198, we set up halting at 800001a0 to prevent execute code after it. And then we start with the instruction data and instruction address and trace the data along the datapath to see where is the problem

The timing and energy analysis of your design: fmax & energy report from Design Compiler

```
clock my clk (rise edge)
                                                      10.60
                                                                10.60
clock network delay (ideal)
                                                      0.00
                                                                10.00
clock uncertainty
                                                      -0.10
                                                                 9.90
cpu/datapath/PC register/data reg[31]/CK (DFF X1)
                                                                 9.90 r
                                                      0.68
library setup time
                                                      -0.04
                                                                 9.86
data required time
                                                                 9.86
data required time
                                                                 9.86
data arrival time
                                                                -3.79
slack (MET)
                                                                 6.07
```

f max=1/(10-slack)*1000=254.453

Power report:

erarchy 4 cpu (cpu) datapath (datapath)	Power 44.765	Power	Power	Power	%
cpu (cpu)	44.765				
cpu (cpu)		477.433	2.15e+05	737.697	100.0
	44.734		2.15e+05		
	43.333		2.13e+05		
CMP (branch)	1.847	2.417	4.38e+03	8.649	1.2
ALU (alu)	11.755		2.26e+84		6.0
regfile (regfile)	13.112	55.112	1.10e+05	178.469	24.2
MEM WB data (register 0)	1.553	4.392	3.30e+03	9.239	1.3
MEM WB aluout (register 1)	0.596	23.298	3.44e+03	27.324	3.7
MEM WB br en (register width1 0)	2.70e-02	0.681	95.276	0.803	0.1
MEM_WB_u_imm (register_2)	θ.344	14.547	2.15e+03	17.045	2.3
MEM_WB_pc (pc_register_0)	0.888	22.816	3.39e+03	27.694	3.7
MEM_WB_ctrl (register_width46_0)			970.782		1.1
EX_MEM_rs2 (register_3)	0.181		3.43e+03	26.649	3.6
EX_MEM_br_en (register_width1_1)	3.44e-02	0.672	95.560	0.802	0.1
EX_MEM_u_imm (register_4)	0.274		2.15e+θ3		
EX_MEM_aluout (register_5)	0.507		3.44e+03		
EX_MEM_pc (pc_register_1)	0.335		3.43e+03		
EX_MEM_ctrl (register_width46_1)			1.62e+03		
ID_EX_rs2 (register_6)	0.361		3.43e+03		
ID_EX_rs1 (register_7)	0.208		3.43e+03		
ID_EX_u_imm (register_8)	0.273		2.15e+03		2.3
ID_EX_i_imm (register_9)	0.234		2.82e+03		3.5
ID_EX_alumux2 (register_10)	1.732		3.43e+03		3.8
ID_EX_alumux1 (register_11)	1.558		3.43e+03		
ID_EX_pc (pc_register_2)	0.336		3.43e+03		3.5
ID_EX_ctrl (register_width46_2)			3.09e+03		3.3
IF_ID_pc (pc_register_3)	0.496		3.42e+03		3.5
imm_decoder (ir)	1.509		3.44e+03		3.8
PC_register (pc_register_4)	1.190		3.42e+03		3.6
control (control_rom)	1.401	0.847	2.18e+03	4.433	0.6

Road Map

Who is going to implement and verify each feature or functionality you must complete

Jiamao Xu: Hazard Detection, arbiter

Zihan Hu: Forwarding Unit, arbiter

Jerry Wang: Static-not-taken branch prediction, arbiter

What are those features or functionalities

Hazard detection is used to detect data hazard which occur when an instruction depends on the result of previous instruction and that result of instruction has not yet been computed. The Forwarding Unit is the solution to the data hazard. The idea of the forwarding unit is to pass the ALU value to alu mux directly rather than wait for the write back stage. Static-not-taken branch prediction is used to predict that the branch is always not taken. The arbiter is used to determine which cache can access the physical memory since the physical memory is single port.