
# Audio Visual Morse Code with Basys 3 Board


ENGS 31 - Digital Electronics



27 May 2020 Authored and Created by: Garret Andreine, Wesley Heim, Shane Hewitt

### **Abstract**

The implementation and descriptions provided in this report are in reference to an audiovisual implementation of morse code through a Basys 3 board. Morse Code is a series of time sequences called 'dits' and 'dahs.' Our implementation is divided into four logic blocks. The input to the logic is a series of letters, making up any type of encoding or sentence. Each individual letter is received and transmitted in our UART block. Then, each letter gets put into a Queue which holds all letters in the same order as received. Once the sequence of letters is done transmitting to the logic, the Queue starts dequeuing letters to translate into morse code. Each letter is dequeued and the value of the letter's ascii encoding is referenced to a look-up table which holds a 20 bit timing sequence that will be interpreted in the final output management block. The output management block interprets the 20 bit signal and determines the times in which the sound and light need to be 'on' in order to communicate each letter properly. Through this data flow, we implement a device which takes in an input of letters and translates that sequence of letters into audio and visual morse code. The following documentation describes the data flow as well as our experience as we implemented the design.



# **Table of Contents**

Abstract	1
Introduction	4
Approach	4
System Design	6
UART Receiver	8
UART Transmitter	9
Input Logic	11
Memory Map	12
Output Timing Block	13
7 Segment Display	14
Testing	15
UART Receiver Testing	15
UART Transmitter Testing with Receiver	15
UART Protocol Testing with Oscilloscope	16
Queue/Input Logic Testing	17
Decoder Testing	18
Timing Block Testing	18
Whole System Testing	19
System Outputs	19
Internal Logic	19
Oscillator Testing	19
Conclusions	20
Link to Video of Working Design	20
Residual Warnings	20
Acknowledgements	21
Appendix	22
Top Level Shell Code	22
Top Level Testbench Code	28
UART Rx/Tx	32
UART Rx Code	32
UART Rx Testbench Code	37
UART Tx Code	39
UART Tx Testbench Code/Whole UART Component Testbench Code	41

Andreine, Heim, and Hewitt	3
Oscillator Component Code	47
Oscillator Testbench Code	48
Storing Input (Queue) Code	50
Decoder Code	53
Morse Code ROM Coe File	55
Handle Output (Output Logic) Code	57
7 Segment Display Code	62

### Introduction

The project described in this report is to develop logic that is interpreted and output via a flashing LED light as Morse Code. The input can be any alphanumeric sequence, including spaces. The input terminates when the user hits 'enter' or 'return,' which indicate a new line or a '\n' character. Our design meets all specification requirements and also includes an output onto the seven segment display on our Basys3 board. The output on the display is the hexadecimal encoding of the ASCII value currently being output.

The central data flow consists of five blocks that work together to implement our design and accomplish the task of translating letters into morse code. The blocks are: the UART Rx/Tx, Handle Input, Decoder, and Output Management. A couple additional blocks were added for the 7 segment display as well as the audio output. These included: the oscillator signal for audio output and the seven segment display for outputting ASCII values.

# Approach

To start this project the first thing we did is schedule a time as a group where we could spend time together to work on the project. We selected a 9 pm to 11 pm EST as a two hour block that we could all meet and collaborate together and always met at this time from the beginning of our progress on the project (May 25th) to the end of this project (June 6th). We thought this would be a good way of holding each other accountable, communicating our questions and thoughts to each other, and as an overall good way to make sure we make progress on a timely schedule rather than procrastinating it till the last minute.

With this general collaborative environment we came up with a list of priorities and just all took one on the list and when we finished would work on the next item. We didn't set specific roles as much as we just all worked a reasonable amount and took on components and tasks we

were each suited to. If someone didn't feel as strong on something, we were all working on the same Zoom call so it was very easy to ask questions or elaborate on the design as we went. Often we worked on things simultaneously, particularly with debugging.

Our priorities list is as follows with the big leftmost row of bullet points being top priorities, the middle row of bullets being secondary priorities, and the rightmost row of bullet points being tertiary priorities:


- UART Receiver/Transmitter
- Queue Logics
- Decoder/ROM Memory File
- Output Block logic
  - Testing each component and creating wavegens
  - Working on wiring all of them together in a top shell
  - Connecting the LED and Buzzer
    - Final testing of whole program
    - Video Recording/Documentation


# System Design

Our first meeting consisted of us satisfying the requirements of "Checkpoint 1" and figuring out how we would go about attacking this project. Upon much deliberation, we came up with a Queue system that would take data from the UART receiver and hold it in a queue until an end character came through the UART. After this the queue would spit out the ASCII data it received from the UART into a decoder that would translate this into a string of 1s and 0s that represent our Morse code. This string of data would then be interpreted by an output logic block that would then create the signal for the buzzer and LED of the Basys 3 Board.

After having broken our project down into this higher level we then came up with our list of big components:


- UART
- → Gets the data the user enters and provides it to the system
- Input Logic/Queue
  - → Takes in the user data until end character then spits it out again chunk by chunk to the Decoder
- Decoder/ROM Memory
  - → Takes in an 8-bit ASCII code and translates it into Morse code where 1 represents high and a 0 represents a low, with 1 being a dit and 111 being a dah
- Output Logic
  - → Take this string of 1s and 0s and output it appropriately with the correct time/delays.






#### **UART** Receiver


The UART Receiver follows the traditional role of a receiver in the Universal Asynchronous Receiver-Transmitter. The UART receives a 8 bit string at a baud rate of 9600. To do this it takes in a start bit, the 8 bit string, then the end bit. When the starting bit is received, signified by a falling edge, a counter is initiated that counts to half the baud period (determined by the clock divided by the baud rate). At this point halfway through a transmission, the baud counter is reset. From this midpoint of a signal the baud counter is initiated and then when it reaches the baud period value a sample is taken of the provided data, allowing it to be as accurate as possible when obtaining the data represented in that bit. After this initial sample is taken, 7 more samples are taken to obtain the full 8 bits of data sent by the UART protocol. This data is then transmitted out to the system through an out signal called rx data and a monopulse to signal that there is data is sent out, this is called rx done tick.






#### **UART** Transmitter


The UART Receiver follows the traditional role of a transmitter in the Universal Asynchronous Receiver-Transmitter. The transmitter receives a 8 bit string from the receiver via a parallel load method. After receiving this data it is enabled by the receiver done tick mentioned above. After being enabled it concatenates the provided data with a starting bit in the front, represented by a zero, and an end bit at the end of the string, represented by a one. After concatenating, this string is moved into a shift register. Every bit is then shifted out at the baud rate through the form of an output called Tx. This process continues until all ten bits have been released. Upon this release a signal showing that the process has completed is sent out, this is the tx done tick.





#### Input Logic

The input logic is a state machine with an associated datapath in one .vhd file. A state diagram detailing the FSM logic may be seen below. This block's purpose is to take 8-bit vectors representing ASCII characters and store them. After an 'enter' character is detected, the queue begins to unload, waiting for the signal decoder\_in\_en from the decoder before supplying another 8-bit output. At this time, the decoder simultaneously reads char\_out, as the next value is already ready at this moment. The queue has a capacity of 150 8-bit vectors, and deletes all characters after they are outputted. The read and write addresses continuously increment, and if there is a very long session, they roll over back to 0 after 150 characters transmitted. The FSM stays in the out\_queue state after an enter character until the queue is empty, while the datapath controls when and which character to output.



#### Memory Map


The memory map is generated as a Block ROM from a coe file. The coe file was generated manually as there is not an observable pattern in the output of morse code. Each address stores a 20 bit series of zeros and ones that indicate a pattern of dits and dahs. For example, the memory stored at address 0 was meant to represent the letter "A." The bit sequence was "0000000000000010111." This strategy was implemented for ease of output logic timing as we could iterate through the bits and wire this to one signal which is shown on the LEDs of the Basys 3 board.

This block provides functionality for both upper-case and lower-case letters. The decoder interprets their different ASCII values and references to the same spot for the look-up table to output.

This block was combined with a decoder that took in the ascii encoding of the letter we wanted to output and changed that encoding to an address in the Block ROM. As a result, the Decoder and the Block ROM were tested in tandem.

#### Output Timing Block

The output block receives a 20-bit vector intended to represent up to 19T of binary morse code. The first bit of the vector indicates if the character is a space or not, and the following 19 bits contain the character's timing, with zeroes padded on the left such that the final bit is always a 1 (except for the space character). The output logic operates with a finite state machine, shown below, that enables different datapath operations. The creation of the output led\_buzz signal is done by using an integer to go through the vector bit-by-bit. All padding zeros are ignored, and the logic increments with the desired led\_buzz output for a period of 1T for every non-padding bit, with 3T low after every character. In the case of a space, the logic simply waits for 4T, as it is after the 3T post-character delay, equaling a 7T delay.




### 7 Segment Display

The 7 segment display component displays the hexadecimal value for the character that is currently being output by LED flashes. This component hinged off of the code for previous Labs in Engs 31 that we have completed. We had to make some noticeable changes. Each output is interpreted by the internal multiplexer as an 8 bit signal rather than 4 as seen previously. We needed to add the 4 bits to be able to output an 'x' in the 3rd slot (indicating the hexadecimal nature of the output) while preserving all potential hexadecimal values 0 - F. This component updates upon a new signal being transmitted. This signal comes from the Decoder, which indicates that the output logic is transmitting a new character.

## **Testing**


#### **UART Receiver Testing**

For testing the receiver a test bench was designed (see appendix) that would simulate the process of sending a string of bits at the specified baud rate. The resulting waveform was produced:




### **UART Transmitter Testing with Receiver**

For testing the transmitter a testbench was designed (see appendix) that would simulate the process of sending a string of bits at the specified baud rate then checking to see if the transmitter was able to produce the same wave sent in.. The resulting waveform was produce:




### **UART Protocol Testing with Oscilloscope**

To confirm the UART was working properly, the Analog Digital Discovery 2 (AD2) Network function was used, which allows the user to turn the AD2 into a UART transmitter and receive the data back at a set baud rate (since the systems baud rate is 9600, this baud rate was used for the AD2). Below is the results of this testing.




### Queue/Input Logic Testing

When the Decoder is ready for an 8-bit ascii string, it sets its output decoder\_in\_en high for a monopulse and reads the data on char\_out, at which point the queue deletes that entry and moves to the next. The decoder must simultaneously set decoder\_in\_en high while it reads char\_out, as seen in the waveform stimulus designed for this testing. One notable feature of the queue is that its next output is available just after a given input is read from the block, and is discarded just after it is read. The waveform below demonstrates sequential writes followed by sequential reads, which is how the Queue functions in practice, as the output state is entered upon entry of the enter character.




#### **Decoder Testing**



In the above waveform, we go through 4 different input characters, "A, B, C, 5" and then repeat the same characters. The output of the Block ROM is on a one clock cycle delay from the inputted address. In this test bench one clock period is 10 nanoseconds but in our real implementation the clock is much slower. The output seen in douta is a 20 bit sequence and is shown in binary coded decimal. The memory is generated from a coe file containing the actual 20 bit sequences.

### Timing Block Testing


The output logic takes a 20-bit timing string, in this case corresponding to i\_ate. When ready\_mp goes high, the output logic outputs the morse code signal to the led and buzzer, and then sets ready\_mp high, which prompts the decoder to then output the next string and set decoder\_mp high. In the waveform below, the timing block is set to output 1000 times faster than normal operation, but demonstrates proper timing of each character's output.




### Whole System Testing

Once the whole system was combined together in a top level file, the whole system was tested with a testbench (see appendix) and all the signals were checked. Due to the large scale of this project, the wavegens are split up into the visible outputs and the internal logic.

#### System Outputs




#### Internal Logic



#### **Oscillator Testing**

To clarify that the oscillator was working a testbench was made (see appendix) to simulate the enable bit for the oscillator being enabled and disabled. The below waveform was produced:



### Conclusions

#### Link to Video of Working Design

https://drive.google.com/drive/u/4/folders/1tW9BXfVq3xGpy5uyDnqivcXoU5h9u-WH

The above link contains a video of our Basys board outputting the correct output for the input shown in the picture, also available in google drive. The system functions fully with LED, audio, and hexadecimal 7-segment outputs corresponding to the UART input.

#### Residual Warnings

The functional hardware implementation returned 6 warnings during synthesis, implementation, and bitstream generation. There are three individual warnings, each of no concern:

- Synth 8-4767 The synthesis step is detecting the queue 'queue\_reg' and is unable to implement a RAM or DRAM block for this purpose. This is no matter, as it is implemented in registers
- Netlist 29-101 This warning pertains to 'floorplanning,' an option in FPGA design that we are not taking advantage of, as the efficiency of hardware connectivity is not a priority in this project
- Constraints 18-5210 This warning is of no concern, as no constraints are needed in this case, so the error may safely be ignored
- ✓ Synthesis (3 warnings)
   [Synth 8-4767] Trying to implement RAM 'queue\_reg\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
   [Netlist 29-101] Netlist 'TopLevel' is not ideal for floorplanning, since the cellview 'Queue\_Block' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
   [Constraints 18-5210] No constraints selected for write.
   Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used\_in flags are set such that the constraints are ignored. This later case is used when running synth\_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
   ✓ Implementation (2 warnings)
   ✓ Design Initialization (1 warning)
   [Netlist 29-101] Netlist 'TopLevel' is not ideal for floorplanning, since the cellview 'Queue\_Block' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
   ✓ Write Bitstream (1 warning)
   [Netlist 29-101] Netlist TopLevel' is not ideal for floorplanning, since the cellview 'Queue\_Block' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.

# Acknowledgements

We would like to use this space to express our gratitude towards Professor Luke and all those who have helped us in bringing this project to fruition. While continuing to provide guidance and insight throughout the design process, Professor Luke challenged us to tap into our creativity with this Morse Code Translator. We would also like to acknowledge our lab instructor, Ben Dobbins, who gracefully carried us through all of the labs and provided constant guidance for this project. Without him none of this would be possible.

This same sentiment goes for the lovely group of student course facilitators, our LFs and TAs. We would like to thank them for the large number of hours they put in working to ensure that our project was moving along smoothly. An enormous thank you to Hannah Gaven, Matt Gardner, Shailin Shah, Peyton Weber, and Yefri Figueroia.

Throughout the project, all members of our team were present whenever possible so that everyone understood each project decision. Top-level block diagrams, state machines, and component diagrams were designed with everyone's full understanding and awareness. This collaborative effort was instrumental in keeping our group on track to complete the project in a timely manner.

# Appendix

#### Top Level Shell Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL; -- Include all needed Libraries
library UNISIM;
                -- needed for the BUFG component
use UNISIM. Vcomponents. ALL;
entity TopLevel is
  Port( clk: in std logic;
     RsRx: in std logic;
     LED flash: out std logic;
     buzz out: out std logic;
     seg : out std logic vector(0 to 6);
     an : out std logic vector(3 downto 0);
     RsTx: out std_logic );
end TopLevel;
architecture Behavioral of TopLevel is
-- Signals for the 100 MHz to 10 MHz clock divider
constant CLOCK DIVIDER VALUE: integer := 5;
signal clkdiv: integer := 0;  -- the clock divider counter
signal clk en: std logic := '0'; -- terminal count
signal clk10: std logic; -- 10 MHz clock signal
-- Signals for UART processes
signal rx data : std logic vector(7 downto 0);
signal rx done tick : std logic;
signal tx done tick: std logic;
--Signals for Queue block
signal decoder finished : std logic := '0';
signal decoder in: std logic vector(7 downto 0) := (others => '0');
signal not decoder finished : std logic := '0';
--Signals for Decode block
signal block addr: std logic vector(7 downto 0) := (others => '0');
signal ready mp: std logic := '0';
--Signals for Memory map
signal twenty str: std logic vector(19 downto 0) := (others => '0');
--Signals for output logic
signal enter sig : std logic := '0';
```

```
--Signal for LED
signal LED flash sig : std logic := '0';
--Signal for oscillator
signal osc : std logic := '0';
signal sound clkdiv : integer := 0;
signal sound clk en : std logic;
-- Signals for 7 segment display
signal slot one, slot two: std logic vector(7 downto 0) := (others
=> '0');
signal dp, updated 7seg : std logic := '0';
-- Component Declarations
COMPONENT SerialRx -- Serial Receiver
PORT (
 Clk : IN std_logic;
 RsRx : IN std logic;
 rx data : out std logic vector(7 downto 0);
 rx done tick : out std logic );
END COMPONENT;
COMPONENT SerialTx
     PORT( -- Serial Transmitter
     clk: in STD LOGIC; -- 10Mhz clock
     tx data : in STD LOGIC VECTOR (7 downto 0); -- data to be
sent
     tx start : in STD LOGIC; -- start signal
     tx : out STD LOGIC; -- data out
     tx done tick : out STD LOGIC); -- done signal
END COMPONENT;
Component Output Logic
     Port (clk : in std logic;
          decoder out : in std logic vector(19 downto 0); --decoder
has updated decoder out
          decoder mp : in std logic; --tells output logic that
          enter : in std logic;
          ready mp : out std logic; --tells decoder that the output
          led buzz : out std logic); --logic is ready for another
signal
end Component;
Component decoder is
     port (clk: in std logic;
     decode en : in std logic;
     letter : in std logic vector(7 downto 0);
          done tick : out std logic;
          address : out std logic vector(7 downto 0));
```

```
end Component;
component blk mem gen 0 is
     port( clka : in std logic;
          ena: in std logic;
          addra : in std logic vector(7 downto 0);
          douta : out std logic vector(19 downto 0));
end component;
component Queue Block is
     Port (clk : in std logic;
          uart mp : in std logic;
          uart data : in std logic vector(7 downto 0);
          decoder in en : in std logic;
          enter : out std logic;
          char out : out std logic vector(7 downto 0));
end component;
component oscillator is
     Port (clk: in std logic;
          enable bit : in std logic;
          output : out std logic);
end component;
component mux7seg is
    Port (clk: in STD LOGIC; -- runs on a fast (1 MHz or
so) clock
          y0, y1, y2, y3 : in STD LOGIC VECTOR (7 downto 0); --
digits
          dp set : in std logic vector(3 downto 0);
decimal points
          seg : out STD LOGIC VECTOR(0 to 6); -- segments
(a...g)
          dp : out std logic;
          end component;
begin
LED flash <= LED flash sig;</pre>
buzz out <= osc;</pre>
-- Clock buffer for 10 MHz clock
-- The BUFG component puts the slow clock onto the FPGA clocking
network
Slow clock buffer: BUFG
     port map (I => clk en,
              0 \Rightarrow clk10);
-- Divide the 100 MHz clock down to 20 MHz, then toggling the
-- clk en signal at 20 MHz gives a 10 MHz clock with 50% duty cycle
```

```
Clock divider: process(clk)
begin
 if rising edge(clk) then
      if clkdiv = CLOCK_DIVIDER_VALUE-1 then
       clk en <= NOT(clk en);</pre>
   clkdiv <= 0;</pre>
  else
   clkdiv <= clkdiv + 1;</pre>
 end if;
end if;
end process Clock divider;
SOUND clk divider: process(clk10)
begin
     if rising edge(clk10) then
     if sound clkdiv = 10000 - 1 then
           sound clk en <= NOT(sound clk en);</pre>
           sound clkdiv <= 0;</pre>
     else
           sound clkdiv <= sound clkdiv + 1;</pre>
     end if;
     end if;
 end process SOUND clk divider;
display proc: process(decoder finished, clk10)
begin
     if rising edge(clk10) then
     if decoder finished = '1' then
           slot one(3 downto 0) <= decoder in(3 downto 0);</pre>
           slot two(3 downto 0) <= decoder in(7 downto 4);</pre>
     else
     end if;
     end if;
end process display proc;
--slot one(3 downto 0) <= decoder in(3 downto 0) when
decoder finished = '1';
--slot two(3 downto 0) <= decoder in(7 downto 4) when
decoder finished = '1';
Receiver: SerialRx PORT MAP(
     clk => clk10, -- receiver is clocked with 10 MHz clock
     RsRx => RsRx, --
     rx data => rx data, -- Data for Queue
     rx done tick => rx done tick);
```

```
Trasmitter: SerialTx PORT MAP ( --changed name from UART Tx
     clk => clk10, -- made Clk upper case c
     tx data => rx data, -- data to be sent
     tx start => rx done tick, -- start signal
     tx => RsTx, -- data out
     tx done tick => tx done tick); -- done signal
Decoder map: decoder PORT MAP(
     clk => clk10,
     decode en => ready mp,
     letter => decoder in,
     done tick => decoder finished,
     address => block addr);
Queue input: Queue Block PORT MAP(
     clk => clk10,
     uart mp => rx done tick,
     uart data => rx data,
     decoder in en => decoder finished,
     enter => enter sig,
     char out => decoder in);
Memory map: blk mem gen 0 PORT MAP (
     clka => clk10, --changed from clk10
     ena => '1', -- comming from wes output block
     addra => block addr,
     douta => twenty str);
Output timer: Output Logic PORT MAP (
     clk => clk10,
     decoder_out => twenty_str, --decoder has updated decoder out
     decoder mp => '1', --decoder finished,
     enter => enter sig,
     ready mp => ready mp, --tells decoder that the output
     led buzz => LED flash sig); --logic is ready for another signal
oscillator block: oscillator PORT MAP (
     clk => sound clk en,
     enable bit => LED flash sig,
     output => osc);
display: mux7seg port map(
          clk \Rightarrow clk10, -- runs on the 1 MHz clock
           y3 => x"00",
```

```
y2 => x"10", -- A/D converter output
y1 => slot_two,
y0 => slot_one,
dp_set => "0000", -- decimal points off
seg => seg,
dp => dp,
an => an );
end Behavioral;
```

#### Top Level Testbench Code

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.all;
ENTITY toplevel tb IS
END toplevel tb;
ARCHITECTURE behavior OF toplevel tb IS
component TopLevel is
     Port ( Clk : in STD LOGIC;
         RsRx : in STD LOGIC;
     RsTx : out STD LOGIC );
end component;
   --Inputs
   signal clk : std logic := '0';
   signal RsRx : std logic := '1';
  --Outputs
  signal RsTx : std logic := '0';
  -- Clock period definitions
   constant clk period : time := 10ns; -- 10 MHz clock
 -- Data definitions
constant bit time : time := 104us; -- 9600 baud
-- Characters for Transmission
constant TxDataA : std logic vector(7 downto 0) := "01000001"; --
letter A
constant TxDataB : std logic vector(7 downto 0) := "01000010"; --
constant TxDataC : std logic vector(7 downto 0) := "01000011"; --
constant TxDataD : std logic vector(7 downto 0) := "01000100"; --
letter D
constant TxDataE : std logic vector(7 downto 0) := "01000101"; --
constant TxData2 : std logic vector(7 downto 0) := "00110010"; --
     constant TxData4 : std logic vector(7 downto 0) := "00110100";
-- Number 4
```

```
constant TxData7 : std logic vector(7 downto 0) := "00110111";
-- Number 7
     constant TxData0 : std logic vector(7 downto 0) := "00110000";
constant TxDataS : std logic vector(7 downto 0) := "00100000"; --
Space Char
constant TxDataL : std logic vector(7 downto 0) := "00001010"; --
Cariage Return Char
BEGIN
 -- Instantiate the Unit Under Test (UUT)
   uut: TopLevel PORT MAP (
          clk => clk,
          RsRx => RsRx,
          RsTx => RsTx
     );
   -- Clock process definitions
   clk process :process
  begin
  clk <= '0';
  wait for clk period/2;
  clk <= '1';
  wait for clk period/2;
  end process;
   -- Stimulus process
  stim proc: process
  begin
  wait for 100 us;
  wait for 10.25*clk period;
  RsRx <= '0'; -- Start bit
  wait for bit time;
  for bitcount in 0 to 7 loop
  RsRx <= TxDataA(bitcount);</pre>
  wait for bit time;
  end loop;
 RsRx <= '1'; -- Stop bit
  wait for bit time; --200 us;
```

```
RsRx <= '0'; -- Start bit
wait for bit time;
for bitcount in 0 to 7 loop
RsRx <= TxDataD(bitcount);</pre>
wait for bit time;
end loop;
RsRx <= '1'; -- Stop bit
wait for bit time; --200 us;
RsRx <= '0'; -- Start bit
              wait for bit time;
   for bitcount in 0 to 7 loop
        RsRx <= TxDataS(bitcount);</pre>
        wait for bit time;
   end loop;
        RsRx <= '1'; -- Stop bit
        wait for bit time;
        RsRx <= '0'; -- Start bit
        wait for bit time;
        for bitcount in 0 to 7 loop
              RsRx <= TxData2(bitcount);</pre>
              wait for bit time;
        end loop;
        RsRx <= '1';
                            -- Stop bit
        wait for bit time; --200 us;
        RsRx <= '0'; -- Start bit
        wait for bit time;
        for bitcount in 0 to 7 loop
              RsRx <= TxDataD(bitcount);</pre>
              wait for bit time;
        end loop;
        RsRx <= '1'; -- Stop bit
        wait for bit time;
```

#### UART Rx/Tx

All of the UART components were made following the instructions of the provided SPI Lab, written by Eric Hansen. The test bench for the receiver/transmitter were provided and the transmitter was made in collaboration with Matt Gardner. All code for the UART components can be found below.

#### **UART Rx Code**

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric std.all;
entity SerialRx is
Port (
            clk : in STD LOGIC; -- 10MHz master clock
            RsRx : in STD_LOGIC; -- received bit stream
            rx_data : out STD_LOGIC_VECTOR (7 downto 0); -- data byte
            rx_done_tick : out STD_LOGIC ); -- data ready tick
end SerialRx;
ARCHITECTURE behavior of SerialRx is
type state_type is (idle, wait2, wait1, done, reset_b, count_r, baud_eq);
signal current_state, next_state : state_type;
-- Declares states
--Datapath elements
constant BAUD_PERIOD : integer := 1042; --(10 MHz / 9600 = 1042) Round Up
signal baud_count : integer := 0;
signal start_count: std_logic := '0';
--create your other datapath elements here
signal counter: unsigned(3 downto 0) := "0000";
signal shiftreg: std_logic_vector(8 downto 0) := (others => '0');
signal flip1: std_logic := '1'; -- flip flop synchronizer
signal flip2: std logic := '1';
signal edge_detect : std_logic := '0';
signal count_en: std_logic := '0';
signal reset: std_logic := '0';
signal shift_flag: std_logic := '0';
```

```
signal take_data: std_logic := '0';
signal Irx_data : STD_LOGIC_VECTOR (7 downto 0) := "000000000";
BEGIN
stateUpdate: process(clk) --Makes state change each clk rise
begin
      if rising_edge(clk) then
             current_state <= next_state;</pre>
        end if;
end process stateUpdate;
nextStateLogic: process(current_state, flip2, counter, baud_count) --switch
begin
      case (current_state) is
            when idle =>
              rx_done_tick <= '0';</pre>
              shift_flag <= '0';</pre>
              take_data <= '0';</pre>
              start count <= '0';
              reset <= '0';
              count_en <= '0';</pre>
             if flip2 = '0' and edge_detect = '1' then -- when we get a
                   next_state <= wait2;</pre>
             else
                 next_state <= current_state;</pre>
             end if;
             when wait2 =>
             rx_done_tick <= '0';</pre>
             shift_flag <= '0';</pre>
             take_data <= '0';</pre>
             start_count <= '1'; -- Enables baud counter</pre>
             reset <= '0';
             count_en <= '0';</pre>
```

```
if baud_count = BAUD_PERIOD/2 - 1 then -- Don't need to shift
         else
         next_state <= current_state;</pre>
    end if;
when reset_b =>
    rx done tick <= '0';</pre>
    shift_flag <= '0';</pre>
    take_data <= '0';</pre>
    start_count <= '0'; -- Resets baud counter</pre>
    reset <= '0';
    count_en <= '0';</pre>
    next_state <= wait1;</pre>
when wait1 =>
    rx_done_tick <= '0';</pre>
    shift_flag <= '0';</pre>
    take_data <= '0';</pre>
    start_count <= '1'; -- to start baud counter</pre>
    reset <= '0';
    count_en <= '0';</pre>
    if counter = 8 then -- when you get last bit
        next_state <= count_r;</pre>
    elsif baud_count = BAUD_PERIOD - 1 then -- Shift in data to
        next_state <= baud_eq;</pre>
    else
        next_state <= wait1;</pre>
    end if;
when baud_eq =>
    rx_done_tick <= '0';</pre>
    shift_flag <= '1';</pre>
    take_data <= '0';</pre>
    start_count <= '0'; -- to reset baud counter</pre>
    reset <= '0';
```

```
count_en <= '1'; -- to enable bit counter</pre>
              next_state <= wait1;</pre>
         when count_r =>
             rx_done_tick <= '0';</pre>
             shift_flag <= '0';</pre>
             take_data <= '1';</pre>
              start_count <= '0'; -- to reset baud counter</pre>
              reset <= '1';
              count_en <= '0';</pre>
              next_state <= done;</pre>
         when done =>
              rx_done_tick <= '1';</pre>
              shift_flag <= '0';</pre>
              take_data <= '0';</pre>
             start_count <= '0'; -- to reset baud counter</pre>
              reset <= '0';
              count_en <= '0'; -- to enable bit counter</pre>
              next_state <= idle;</pre>
             when others =>
              rx_done_tick <= '0';</pre>
              shift_flag <= '0';</pre>
              take_data <= '0';</pre>
              start_count <= '0';</pre>
              reset <= '0';
              count_en <= '0';</pre>
                  next_state <= idle; -- Just in case</pre>
  end case;
end process nextStateLogic;
end_data: process(clk)
begin
    if rising_edge(clk) then
```

```
if take_data = '1' then
            Irx_data <= shiftreg(8 downto 1); -- maybe issue</pre>
        else
            Irx_data <= Irx_data;</pre>
        end if;
    end if;
end process end_data;
rx_data <= Irx_data; -- set the internal data out to output asynchronously</pre>
baud_tick: process(clk, start_count)
begin
    if rising_edge(clk) then
        if start_count = '1' then -- if enabled to baud count
            baud_count <= baud_count + 1;</pre>
        else
            baud_count <= 0;</pre>
        end if;
    end if;
end process baud_tick;
flip_flop: process(clk)
begin
    if rising_edge(clk) then
      flip1 <= RsRx; -- flip flop synchronizer to just make sure the data
is accurate
     flip2 <= flip1;</pre>
      edge_detect <= flip2;</pre>
    end if;
end process flip_flop;
count_proc: process(clk)
begin
   if rising_edge(clk) then
        if count_en = '1' then
            counter <= counter + 1; -- keep track of how many bits you</pre>
recieve and shift them in
```

#### UART Rx Testbench Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.all;

ENTITY SerialRx_tb IS
END SerialRx_tb;

ARCHITECTURE behavior OF SerialRx_tb IS

COMPONENT SerialRx

PORT(

Clk: IN std_logic;

RSRx: IN std_logic;

rx_data: out std_logic_vector(7 downto 0);

rx_done_tick: out std_logic );

END COMPONENT;
```

```
signal clk : std_logic := '0';
  signal RsRx : std_logic := '1';
  signal rx_data : std_logic_vector(7 downto 0);
  signal rx_done_tick : std_logic;
  -- Clock period definitions
  -- Data definitions
    constant TxData : std_logic_vector(7 downto 0) := "01101001";
BEGIN
  uut: SerialRx PORT MAP (
       clk => clk,
       RsRx => RsRx,
       rx_data => rx_data,
       rx_done_tick => rx_done_tick
      );
  -- Clock process definitions
  clk_process :process
  begin
         clk <= '0';
         wait for clk_period/2;
         clk <= '1';
         wait for clk_period/2;
  end process;
  stim_proc: process
  begin
         wait for 100 us;
         wait for 10.25*clk_period;
         RsRx <= '0';
```

```
wait for bit_time;
        for bitcount in ∅ to 7 loop
              RsRx <= TxData(bitcount);</pre>
              wait for bit_time;
        end loop;
        RsRx <= '1';
        wait for 200 us;
        RsRx <= '0';
        wait for bit_time;
        for bitcount in 0 to 7 loop
              RsRx <= not( TxData(bitcount) );</pre>
              wait for bit_time;
        end loop;
        RsRx <= '1'; -- Stop bit
        wait;
end process;
```

#### UART Tx Code

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SerialTx is
    Port ( clk : in STD_LOGIC;
        tx_data : in STD_LOGIC_VECTOR (7 downto 0);
        tx_start : in STD_LOGIC;
        tx : out STD_LOGIC;
        -- to RS-232
interface
        tx_done_tick : out STD_LOGIC);
end SerialTx;
```

```
ARCHITECTURE behavior of SerialTx is
--Datapath elements
constant BAUD PERIOD : integer := 1042; -- Number of clock cycles needed to
achieve a baud rate of 256,000 given a 100 MHz clock (100 MHz / 256000 =
391)
--adjusted to 9600 baud/10MHz clock -> 1042
--create your other datapath elements here
signal shift_reg : std_logic_vector(9 downto 0) := (others => '1'); --all
zeros w/ active low bus
signal baud_count : unsigned(10 downto 0) := (others => '0'); -- count up
to 1042
signal count : unsigned(3 downto 0) := "0000";
signal baud_tc : std_logic := '0';
BEGIN
--Datapath
datapath : process(clk) --everything should be synchronous in this design.
begin
      if rising_edge(clk) then
        baud_tc <= '0';
        baud count <= baud count + 1;</pre>
        if baud count = BAUD PERIOD then
            baud_tc <= '1';
            baud_count <= (others => '0');
        end if;
        if tx_start = '1' then
            baud_count <= (others => '0');
        end if;
        if tx start = '1' then
            shift_reg <= '1' & tx_data & '0';</pre>
        elsif baud_tc = '1' then
            shift_reg <= '1' & shift_reg(9 downto 1);</pre>
        end if;
        --right-shift and append a '1' in the MSB
```

```
end if;
end process datapath;
counter: process (clk)
begin
      if rising_edge(clk) then -- emission process for tx_done tick
      if tx start = '1' then
            count <= (others => '0');
        else
            if baud_tc = '1' then
                  count <= count + 1;</pre>
            end if;
        end if;
        if count = 9 then
            count <= (others => '0');
            tx_done_tick <= '1';</pre>
        else
            tx_done_tick <= '0';</pre>
        end if;
    end if;
end process counter;
tx <= shift_reg(0);
end behavior;
```

### UART Tx Testbench Code/Whole UART Component Testbench Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.all;

ENTITY toplevel_tb IS
END toplevel_tb;
```

```
ARCHITECTURE behavior OF toplevel tb IS
component TopLevel is
   Port ( Clk : in STD_LOGIC;
          RsRx : in STD LOGIC;
                  RsTx : out STD_LOGIC );
end component;
  --Inputs
  signal clk : std_logic := '0';
  signal RsRx : std_logic := '1';
     --Outputs
  signal RsTx : std_logic := '0';
  -- Clock period definitions
  constant clk_period : time := 10ns;
     -- Data definitions
     constant bit time : time := 104us; -- 9600 baud
     -- Characters for Transmission
     constant TxDataA : std_logic_vector(7 downto 0) := "01000001"; --
letter A
     constant TxDataB : std_logic_vector(7 downto 0) := "01000010"; --
letter B
     constant TxDataC : std_logic_vector(7 downto 0) := "01000011"; --
letter C
     constant TxDataD : std_logic_vector(7 downto 0) := "01000100"; --
letter D
     constant TxDataE : std_logic_vector(7 downto 0) := "01000101"; --
letter E
     constant TxData2 : std_logic_vector(7 downto 0) := "00110010"; --
   constant TxData4 : std_logic_vector(7 downto 0) := "00110100"; --
   constant TxData7 : std_logic_vector(7 downto 0) := "00110111"; --
   constant TxData0 : std_logic_vector(7 downto 0) := "00110000"; --
     constant TxDataS : std_logic_vector(7 downto 0) := "00100000"; --
Space Char
```

```
constant TxDataL : std_logic_vector(7 downto 0) := "00001010"; -- LF
Char
BEGIN
  uut: TopLevel PORT MAP (
         clk => clk,
         RsRx => RsRx,
        RsTx => RsTx
       );
  clk_process :process
  begin
           clk <= '0';
           wait for clk_period/2;
           clk <= '1';
           wait for clk_period/2;
  end process;
  stim_proc: process
  begin
           wait for 100 us;
           wait for 10.25*clk_period;
           RsRx <= '0'; -- Start bit
           wait for bit_time;
           for bitcount in 0 to 7 loop
                 RsRx <= TxData4(bitcount);</pre>
                 wait for bit_time;
           end loop;
           RsRx <= '1'; -- Stop bit
           wait for bit_time; --200 us;
           RsRx <= '0'; -- Start bit
           wait for bit_time;
           for bitcount in 0 to 7 loop
```

```
RsRx <= TxData2(bitcount);</pre>
         wait for bit_time;
   end loop;
   RsRx <= '1'; -- Stop bit
   wait for bit_time; --200 us;
   RsRx <= '0';
       wait for bit_time;
for bitcount in 0 to 7 loop
   RsRx <= TxData0(bitcount);</pre>
   wait for bit_time;
end loop;
  RsRx <= '1'; -- Stop bit
  wait for bit_time;
  RsRx <= '0'; -- Start bit
  wait for bit_time;
  for bitcount in 0 to 7 loop
     RsRx <= TxDataS(bitcount);</pre>
      wait for bit_time;
  end loop;
  RsRx <= '1'; -- Stop bit
  wait for bit_time; --200 us;
  RsRx <= '0'; -- Start bit
  wait for bit_time;
  for bitcount in 0 to 7 loop
     RsRx <= TxDataD(bitcount);</pre>
      wait for bit_time;
  end loop;
     RsRx <= '1'; -- Stop bit
     wait for bit_time;
   RsRx <= '0';
   wait for bit_time;
```

```
for bitcount in 0 to 7 loop
   RsRx <= TxData2(bitcount);</pre>
   wait for bit_time;
end loop;
   RsRx <= '1'; -- Stop bit
  wait for bit_time;
   RsRx <= '0'; -- Start bit
   wait for bit_time;
   for bitcount in 0 to 7 loop
       RsRx <= TxData7(bitcount);</pre>
      wait for bit_time;
   end loop;
     RsRx <= '1'; -- Stop bit
     wait for bit_time;
    RsRx <= '0'; -- Start bit
   wait for bit_time;
   for bitcount in 0 to 7 loop
       RsRx <= TxDataS(bitcount);</pre>
       wait for bit_time;
   end loop;
      RsRx <= '1'; -- Stop bit
      wait for bit_time;
      RsRx <= '0';
     wait for bit_time;
     for bitcount in 0 to 7 loop
         RsRx <= TxDataL(bitcount);</pre>
         wait for bit_time;
      end loop;
        RsRx <= '1'; -- Stop bit
        wait for bit_time;
wait;
```

```
end process;
END;
```

# Oscillator Component Code

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
ENTITY oscillator IS
PORT (
            clk
                                           in
                                                 STD_LOGIC;
            enable_bit : in std_logic;
        output: out std_logic);
end oscillator;
ARCHITECTURE behavioral of oscillator is
begin
  output_logic: process(enable_bit, clk)
  begin
    if enable_bit = '1' then
        output <= clk;</pre>
    else
        output <= '0';</pre>
    end if;
  end process output_logic;
end behavioral;
```

### Oscillator Testbench Code

```
library IEEE;
use IEEE.std_logic_1164.all;
entity osc_tb is
end osc_tb;
architecture testbench of osc_tb is
component oscillator IS
PORT (
           clk
                                  : in STD_LOGIC;
           enable_bit : in STD_LOGIC; --user inputs
       output : out STD_LOGIC --outputs to LEDs after game is
over
       );
end component;
signal clk : std_logic := '0';
signal enable_bit : std_logic := '0';
signal output : std_logic := '0';
begin
uut : oscillator PORT MAP(clk => clk,
                             enable_bit => enable_bit,
                   output => output);
clk_proc : process
BEGIN
  CLK <= '0';
  wait for 2ns;
 CLK <= '1';
 wait for 2ns;
```

```
END PROCESS clk_proc;
stim_proc : process
begin
      enable_bit <= '1';</pre>
    wait for 40ns;
    enable_bit <= '0';</pre>
    wait for 40ns;
    enable_bit <= '1';</pre>
    wait for 40ns;
    enable_bit <= '0';</pre>
    wait for 20ns;
    enable_bit <= '1';
    wait for 20ns;
    wait;
end process stim_proc;
end testbench;
```

### Storing Input (Queue) Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Queue Block is
     Port (clk: in std logic;
           uart mp : in std logic;
           uart data : in std logic vector(7 downto 0);
           decoder in en : in std logic;
           enter : out std logic;
           char out : out std logic vector(7 downto 0));
end Queue block;
architecture Behavioral of Queue Block is
type state type is (idle, in queue, out queue, load);
signal current state, next state : state type;
signal in reg en, queue in, queue out, enter detected : std logic :=
'0';
signal in reg : std logic vector(7 downto 0) := (others => '0');
signal first char : unsigned(2 downto 0) := (others => '0');
type regfile is array(0 to 149) of STD LOGIC VECTOR(7 downto 0);
signal queue reg : regfile;
signal w addr : integer := 0;
signal r addr : integer := 0;
begin
datapath : process(clk)
begin
     if rising edge(clk) then
     current state <= next state;</pre>
     if (in reg en = '1') then
      enter detected <= '0';</pre>
      if uart data = "00001010" then
            enter detected <= '1';</pre>
            in reg <= uart data;</pre>
           else
       in reg <= uart data;
           end if;
     end if;
     if (queue in = '1') then
```

```
Queue reg(w addr) <= in reg;
           if w addr = 149 then
            w addr <= 0;
       else
            w addr <= w addr + 1;
           end if;
     end if;
     if (decoder in en = '1') and (r addr /= w addr) and (queue out
= '1') then
           Queue reg(r addr) <= (others => '0');
      if r addr = 149 then
            r addr <= 0;
       else
                 r addr <= r addr + 1; -- r addr when in this state is
not incrementing.
                end if;
     end if;
     end if;
end process datapath;
char out <= queue reg(r addr) when (decoder in en = '1') and (r addr
/= w addr) and (queue out = '1') else
           "00000000";
enter <= enter detected;</pre>
nextStateLogic: process(uart mp,enter detected,current state, r addr,
w addr)
begin
next state <= current_state;</pre>
case (current state) is
     when idle => in reg en <= '0';
               queue in <= '0';</pre>
                           queue out <= '0';
               if uart mp = '1' then
                next state <= load;</pre>
                      next state <= current state;</pre>
                            end if;
     when load => next state <= in queue;
           in reg en <= '1';
               queue in <= '0';
                            queue out <= '0';
```

```
when in queue => in reg en <= '0';
                             queue out <= '0';
                queue in <= '1';</pre>
       if enter detected = '1' then
                              next_state <= out_queue;</pre>
                             else
                              next state <= idle;</pre>
                             end if;
      when out queue => in reg en <= '0';
           queue in <= '0';</pre>
           queue_out <= '1';</pre>
                             if (r addr = w addr) then
                             next state <= idle;</pre>
                             else
                             next_state <= current_state;</pre>
                             end if;
     when others =>
                           next state <= idle;</pre>
                             in reg en <= '1';
                queue in <= '0';
                             queue out <= '0';
end case;
end process nextStateLogic;
end Behavioral;
```

#### Decoder Code

```
library IEEE;
use IEEE.std logic 1164.all;
use ieee.numeric std.all;
entity decoder is
port ( clk : in std logic;
  decode en : in std logic;
  letter : in std logic vector(7 downto 0);
     done tick : out std logic;
     address : out std logic vector(7 downto 0));
end decoder;
architecture behavior of decoder is
-- signals
signal letter encoding : unsigned(7 downto 0) := (others => '0');
signal decode en signal 1 : std logic := '0';
signal decode en signal : std logic := '0';
signal done count : std logic := '0';
signal temp count, count : std logic := '0';
begin
letter encoding <= unsigned(letter(7 downto 0));</pre>
path : process( clk)
begin
 --done tick <= '1';
     --address <= (others => '0');
     --letter encoding <= unsigned(letter(7 downto 0));
   if rising edge(clk) then
     --done tick <= '0';
     --letter encoding <= unsigned(letter(7 downto 0));
     done count <= '0';</pre>
     temp count <= '0';</pre>
     if decode en = '1' then --if output logic asking
           done count <= '1';</pre>
           temp count <= done count;</pre>
     end if;
     end if;
end process path;
address <= std logic vector(letter encoding - 65) when
letter encoding <= 90 and letter encoding >= 65 else -- letters
```

#### Morse Code ROM Coe File

```
; Block ROM, created 27-May-2020 22:29:00
MEMORY INITIALIZATION RADIX=2;
MEMORY_INITIALIZATION_VECTOR=
00000000000000010111,
00000000000111010101,
00000000011101011101,
00000000000001110101,
00000000000101011101,
00000000000111011101,
00000000000001010101,
000000000000000000101,
00000001011101110111,
00000000000111010111,
00000000000101110101,
00000000000001110111,
000000000000000011101,
00000000011101110111,
00000000010111011101,
00000001110111010111,
00000000000001011101,
00000000000000010101,
000000000000000000111,
00000000000001010111,
00000000000101010111,
00000000000101110111,
00000000011101010111,
000000011101011110111,
00000000011101110101,
00010111011101110111,
00000101011101110111,
00010101011101110111,
00000000010101010111,
00000000000101010101,
00000000011101010101,
00000001110111010101,
00000111011101110101,
00011101110111011101,
011101110111011101111,
```

## Handle Output (Output Logic) Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Output Logic is
     Port (clk : in std logic;
           decoder out : in std logic vector(19 downto 0);
           decoder mp : in std logic; --tells output logic that
                --decoder has updated decoder out
           enter: in std logic;
           ready mp : out std logic; --tells decoder that the output
                  --logic is ready for another signal
           led buzz : out std logic);
end Output Logic;
architecture Behavioral of Output Logic is
type state type is (start,idle,load,output,letterpause);
signal current state, next state : state type;
signal read bit : integer := 18; --initial 18
signal decoded reg : std logic vector(19 downto 0) := (others =>
'0');
signal on count : unsigned(22 downto 0) := (others => '0');
signal load en, idle en, output en, letterpause en, start en,
output done, letterpause done, read ahead, space : std logic := '0';
signal load count : unsigned(1 downto 0) := "00";
constant T : integer := 1000000;
begin
datapath : process(clk)
begin
if rising edge(clk) then
     current state <= next state;</pre>
     if start en = '1' then
     led buzz <= '0';</pre>
     else
     end if;
     if load en = '1' then
     decoded reg <= decoder out;</pre>
     --led buzz <= '0';
     load count <= load count + 1;</pre>
```

```
end if;
if output en = '1' and output done = '0' then
load count <= "00";</pre>
if decoded reg(19) = '1' then
      if (on count < 4*T) then
           on count <= on count + 1;
           led buzz <= '0';</pre>
     else
           on count <= (others => '0');
           output done <= '1';</pre>
           space <= '1';
     end if;
else
 if decoded reg(read bit) = '1' then
       if (on count < T) and read ahead = '0' then
             on count <= on count + 1;
            led buzz <= '1';</pre>
           elsif read ahead = '1' then
            if (on count < T) then
                   led buzz <= '0';</pre>
                   on count <= on count + 1;
             else
                   on count <= (others => '0');
                   if read bit > 1 then
                       read bit <= read bit - 2;</pre>
                 else
                       output done <= '1';</pre>
                       read bit <= 18;</pre>
                 end if;
                 read ahead <= '0';</pre>
                 end if;
       else
            on count <= (others => '0');
             if read bit > 0 then
                   if decoded reg(read bit -1) = '0' then
                  read ahead <= '1';</pre>
                 else
                   read bit <= read bit - 1;</pre>
```

```
end if;
                       else
                        output done <= '1';</pre>
                       read bit <= 18;</pre>
                        end if;
                  end if;
            else
                  if read bit > 0 then
                 read bit <= read bit - 1;</pre>
              else
                 output done <= '1';</pre>
                 read bit <= 18;</pre>
              end if;
           end if;
      end if;
      else
      output done <= '0';
      space <= '0';
      end if;
      if letterpause en = '1' then
       if on count < 2*T then --wait for 0.3s
            led buzz <= '0';</pre>
           on count <= on count + 1;
      else
       on count <= (others => '0');
   letterpause done <= '1';</pre>
      end if;
      else
      letterpause done <= '0';</pre>
      end if;
end if;
end process datapath;
nextStateLogic: process(enter, current state, decoder mp, output done,
letterpause done, decoder out, space, load count)
begin
next state <= current state;</pre>
case (current state) is
```

```
when start => load en <= '0';
     output en <= '0';</pre>
                       letterpause en <= '0';</pre>
                       ready mp <= '0';
                       start en <= '1';
                       if enter = '1' then
                             next state <= idle;</pre>
                        end if;
when idle => load en <= '0';
                       idle en <= '1';
     output en <= '0';
                        letterpause en <= '0';</pre>
                        start en <= '0';
                       ready mp <= '1';
          if decoder mp = '1' then
           next state <= load;</pre>
            else
                 next state <= current state;</pre>
                        end if;
when load => --next state <= output;</pre>
     load en <= '1';
     idle en <= '0';
     output en <= '0';</pre>
     start en <= '0';
                  letterpause en <= '0';</pre>
                        ready mp <= '0';
                        if load count = 2 then
                             next state <= output;</pre>
                        else
                             next state <= load;</pre>
                        end if;
when output => load en <= '0';
     output en <= '1';</pre>
                        letterpause en <= '0';</pre>
                        ready mp <= '0';</pre>
                        start en <= '0';
                        if output done = '1' and space = '0' then
                         next state <= letterpause;</pre>
```

```
elsif output done = '1' and space = '1'
then
                              next_state <= idle;</pre>
                              end if;
      when letterpause => load en <= '0';
           output en <= '0';</pre>
                              letterpause_en <= '1';</pre>
                              ready mp <= '0';</pre>
                              start en <= '0';
                              if letterpause done = '1' then
                              next state <= idle;</pre>
                              end if;
      when others =>
                           next state <= idle;</pre>
                              load en <= '0';
           output en <= '0';</pre>
                              ready mp <= '0';</pre>
                              letterpause en <= '0';</pre>
                              start en <= '0';
end case;
end process nextStateLogic;
end Behavioral;
```

### 7 Segment Display Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity mux7seg is
   Port (clk: in STD LOGIC; -- runs on a fast (1 MHz or
so) clock
       y0, y1, y2, y3 : in STD LOGIC VECTOR (7 downto 0); --
       dp set : in std logic vector(3 downto 0);
decimal points
       (a...g)
       dp : out std logic;
       end mux7seg;
architecture Behavioral of mux7seg is
constant NCLKDIV: integer := 11;
                                     -- 1 MHz / 2^18
= 381 \, Hz
   constant MAXCLKDIV: integer := 2**NCLKDIV-1; -- max
count of clock divider
   signal cdcount: unsigned(NCLKDIV-1 downto 0); -- clock
divider counter register
   signal CE : std logic;
                                     -- clock
enable
selector count
signal anb: std logic vector(3 downto 0);
true)
begin
-- Clock divider sets the rate at which the display hops from one
digit to the next. A larger value of
-- MAXCLKDIV results in a slower clock-enable (CE)
ClockDivider:
process(clk)
begin
if rising edge(clk) then
   if cdcount < MAXCLKDIV then
   CE <= '0';
```

```
cdcount <= cdcount+1;</pre>
      else CE <= '1';
      cdcount <= (others => '0');
      end if;
 end if;
end process ClockDivider;
AnodeDriver:
process(clk, adcount)
begin
 if rising edge(clk) then
     if CE='1' then
     adcount <= adcount + 1;</pre>
      end if;
 end if;
 case adcount is
  when "00" \Rightarrow anb \Leftarrow "1110";
  when "01" \Rightarrow anb \Leftarrow "1101";
  when "10" \Rightarrow anb \Leftarrow "1011";
  when "11" => anb <= "0111";
  when others => anb <= "1111";
 end case;
end process AnodeDriver;
an \leq anb;
Multiplexer:
process (adcount, y0, y1, y2, y3, dp set)
begin
 case adcount is
  when "00" \Rightarrow muxy \iff y0; dp \iff not(dp set(0));
  when "01" => muxy <= y1; dp <= not(dp set(1));
  when "10" => muxy \le y2; dp \le not(dp set(2));
  when "11" => muxy \le y3; dp \le not(dp set(3));
  when others \Rightarrow muxy \iff x"00"; dp \iff '1';
 end case;
end process Multiplexer;
-- Seven segment decoder
with muxy select segh <=
 "1111110" when x"00", -- active-high definitions
 "0110000" when x"01",
 "1101101" when x"02",
 "1111001" when x"03",
 "0110011" when x"04",
 "1011011" when x"05",
```

```
"1011111" when x"06",

"1110000" when x"07",

"11111111" when x"08",

"1111011" when x"09",

"1011111" when x"0b",

"1001111" when x"0c",

"0111101" when x"0d",

"1001111" when x"0e",

"1000111" when x"0f",

"0110111" when x"10",

"0000000" when others;

seg <= not(segh); -- Convert to active-low end Behavioral;
```