

GARV JAIN

2024216 , Email: garv24216@iiitd.ac.in
DOB: September 15, 2005
Address: Jack Appartment, GS Road, Dimapur, Nagaland

Education

Indraprastha Institute of Information Technology — CGPA: 7.07
B.Tech(CSE) — (till 3rd Semester)
2024 – Present

Sant Gyaneshwar Model School, Delhi — Percentage: 75.8
CBSE
2022 – 2023

Livingstone Foundation Higher Secondary School, Dimapur — Percentage: 95.6
CBSE
2020 – 2021

Skills

Expertise Area	Data Structures & Algorithms (DSA) | Object-Oriented Programming (OOP) | Problem Solving | DBMS & SQL | Operating Systems
Programming Language	Python | Java | C | C++ | Javascript | R
Tools and Technologies	HTML | CSS | MySQL | Java Swing | Git | GitHub | Linux (Ubuntu) | Tableau (Basic) | IntelliJ IDEA | VS Code | PyCharm | Jupyter Notebook | Figma | Miro | Canva | Overleaf
Technical Electives	Data Structures & Algorithms | Design & Analysis of Algorithms | Database Management Systems (DBMS) | Operating Systems | Object-Oriented Programming | Computer Organization | Multivariate Calculus | Differential Calculus

Projects

ERP System (University ERP Desktop Application) | *Java, Java Swing, MySQL, JDBC, SQL, BCrypt, Git* | **(GitHub)** — (Sep,25 – Dec,25) Team Size-2

Built a modular ERP with Admin/Student/Instructor portals, implementing RBAC + session-based authentication with BCrypt; designed MySQL schema and developed JDBC CRUD (PreparedStatements) for managing students, courses, sections/enrollments with validation + CSV/transcript exports.

RISC-V Assembler & Instruction-Level Simulator | *Python* | **(GitHub)** — (Feb,25 – Apr,25) Team Size-4

Engineered a custom RISC-V assembler to generate 32-bit machine code for R/I/S/B/U/J formats with label resolution, two's-complement immediate encoding, and input

validation/error handling; developed an instruction-level CPU simulator modeling PC, register file, memory, ALU, control flow (branch/jump) and exporting cycle-by-cycle execution traces for debugging and verification.

SimpleScheduler — Unix Process Scheduler | *C, Linux, POSIX (fork/exec, signals), Round Robin, Daemon, Make, Git* | **(GitHub)** (Oct,25 – Oct,25) Team Size-2

Implemented a daemon-based CPU scheduler integrated with a custom shell to schedule NCPU processes per time quantum (TSLICE) using a ready-queue Round Robin policy, controlling execution via POSIX signals and reporting per-job metrics (PID, completion time, wait time) with robust error handling.

SimpleOS (EGOS-2000) — Preemptive MLFQ Scheduler | *C, OS Kernel, Preemptive Scheduling, Timer Interrupts, MLFQ, Process Accounting* | **(GitHub)** (Nov,25 – Nov,25) Team Size-2

Implemented MLFQ-based preemptive scheduling by integrating timer-interrupt–driven rescheduling and proc_yield() selection logic (including handling remaining system-call processes), adding periodic priority reset and accurate CPU time-usage accounting for lifecycle-aware scheduling.

Positions of Responsibility

- Student Affairs Office Representative, IIIT Delhi (Sep,25 – Present)
- Student Council Representative (CSE Branch), IIIT Delhi (Jun,25 – Present)
- E-Summit ’26 (IIIT Delhi) — Sponsorship Organising Committee (OC) (Jan,26 – Present)

Awards and Achievements

- Runner-Up, E-Cell IIIT Delhi Hackathon (200+ participants)
- 1st Runner-Up, Table Tennis — Inter-Branch Sports Fest Karwaan ’25
- 2nd Runner-Up, Table Tennis — Inter-Branch Sports Fest Karwaan ’24

Interests and Hobbies

- Table Tennis
- Cricket
- Sketching/Drawing

Declaration: The above information is correct to the best of my knowledge.
Garv Jain
Date: January 14, 2026