



Parallel Processing &Pipeline :


To solve a problem: First identify it, then manipulate the data.



3rd August 2022

- DSP is that processor which is customized for mathematical operations.
- OS gives an environment to install & run other applications.
- Several instructions are run simultaneously.
- Execution of instructions is a 6-step process.





- Pipeline makes execution of instructions faster
- Frequency can be increased by increasing no. of stages.

22/08/22

$$\text{No. of segments / stages} = M$$


$$\text{No. of tasks} = N$$

Total time taken to complete tasks = ?

Throughput = ?

Stage 5					
Stage 4	X ST1	X ST2			
Stage 3	X ST1	X ST2	X ST3	X ST4	X ST5
Stage 2	X ST1	X ST2	X ST3	X ST4	X ST5
Stage 1	X ST1	X ST2	X ST3	X ST4	X ST5
	1	2	3	4	5
					6
					→ Time

Framework



ST_1 = Subtask 1

ST_2 = Subtask 2.

Total time = Time to process first + Time taken for $(N-1)$ tasks

= $M+N-1$ clock cycles.

$$\text{Max. throughput} = \lim_{N \rightarrow \infty} \frac{Nf}{M+N-1}$$

$$\text{Throughput} = \frac{\text{No. of tasks}}{\text{Total time taken}} = \frac{N}{(M+N-1)}$$

$$\lim_{N \rightarrow \infty} \frac{Nf/N}{\frac{M}{N} + \frac{N}{N} - \frac{1}{N}} = \frac{Nf}{M+N-1}$$

= f = frequency

Higher the frequency, higher the throughput

Higher the frequency, higher the heat power consumption. Amount of heat generated all increases

This led to development of multicore processor

$$\text{Speed up} = \frac{\text{Time taken without pipeline}}{\text{Time taken with pipeline}}$$

$$= \frac{MN}{M+N-1}$$

$$\text{Max speed up} = \frac{lt}{N \rightarrow \infty} \frac{MN}{M+N-1}$$

$$\frac{MN}{N} \quad \text{Prof. of each stage} \quad M \text{ not lost}$$


$$\frac{M}{M+N-1} \quad N \text{ done } (1-\frac{1}{N}) \quad \frac{M}{N} + 1 - \frac{1}{N}$$

$$\frac{N}{N} \quad N \quad N \quad \text{prob. } 1 - \frac{1}{N} = M$$

$$\frac{M}{M+N-1}$$

$$\frac{N}{N}$$

$M = N \cdot \text{No. of segments}$



23/08/22

classmate


Date _____

Page _____

$$f = \frac{1}{\text{latch time} + \max(T_1, T_2, T_3, T_4)}$$



No. of stages:

$$\text{PCR} = \text{Performance cost Ratio} = \frac{\text{Performance}}{\text{cost}} = \frac{f}{c+kh}$$



If c = cost of digital gates
 h = latch cost
 k = no. of stages

t = time taken by hardware without pipeline.



$d = \text{latch time}$

$$f = \frac{1}{d + \frac{t}{k}}$$

$$\therefore \text{PCR} = \frac{f}{c+kh} = \frac{1}{(c+kh)(t_f+k+d)}$$

Maximize PCR wrt 'k'

$$k_0 = \frac{d}{dk} (\text{PCR}) = 0$$

$$k_0^2 = \frac{tc}{dh}$$


$$k_0 = \sqrt{\frac{tc}{dh}}$$

24/08/22

classmate

Date _____
Page _____

Instruction pipeline



$$\text{No. of Instructions} = N$$

$$\text{No. of Segments} = M$$

Probability that a given instruction will cause branching = S

$$\begin{aligned}\text{Without branching} &= m+n-1 \\ &= 513 + 15 - 1 \\ &= \cancel{(28)} 20 - 1 \\ &= \cancel{(27)} 19\end{aligned}$$

No. of extra clock cycles due to 1 branch

$$\text{instruction} = (m-1) = 5-1 = 4$$

$$\text{Avg. no. of branching} = \sum_{i=1}^{N_i} 1's + O(i-S)$$

$$i = 1$$

$$= NS$$

=

Time = $M+N-1 + NS(N-1)$ clock cycles.

$$\text{Speedup} = \frac{MN}{M+N-1 + NS(M-1)}$$

$$\text{Throughput} = \frac{Nf}{M+N-1 + NS(M-1)}$$

$$\text{Max. Speedup} = \frac{M}{(M-1)S + 1}$$

$$\text{Max. Throughput} = \frac{(M-1)f}{1 + S(M-1)}$$

S	$\frac{f}{4}$	max-speedup	Throughput	Max-
				M=5
0	5		10×10^6	
0.1	3.5		7.14×10^6	
0.2	2.8		5.55×10^6	
0.3	2.27		4.54×10^6	

$$\textcircled{1} \quad S = 0, \quad \text{max-speedup} = \frac{5}{4 \times 0 + 1} = 5$$

$$\text{max. Throughput} = \frac{10}{1 + 0} =$$

$$\textcircled{2} \quad S = 0.1 = \frac{5}{4 \times 0.1 + 1} = \frac{5}{1.4} = 3.57$$

$$\text{max. throughput} = \frac{10}{1 + 0.1(4)} = \frac{10}{1.4} = 7.14 \times 10^6$$

3) $s = 0.2$,

$$\text{Speed up} = \frac{5}{4 \times 0.2 + 1} = 2.77 = 2.8$$

$$\text{throughput} = \underline{\underline{5.55 \times 10^6}}$$


$$\text{Avg. no. of instructions executed per instruction cycle} = \frac{N}{\frac{M+N-1+NS(M-1)}{M}}$$

$$= \frac{MN}{M+N-1+NS(M-1)}$$

Branch Prediction


- * 1-bit branch prediction - 1 bit entry in BHT.
- * 2-bit branch prediction
- * (m, n) branch predictor
- * Tournament branch prediction
- * BTB (Branch Buffer)

- Size of predictor is between 8K-32K.
- 4K bit predictor is as good as infinite predictors
-




Misprediction 2 times.

2-bit predictor:




(m, n) branch predictor

- 1 branch may depend upon other branches.
- Take a GHT (Global History Table) which records history of ' m ' branches.



$$\text{let } (m, n) = 2, 2$$



$(2, 2)$ branch predictor.


Each predictor is 2 bit.

GHT

The predictor is decided by the GHT.

a) How many bits are in $(0, 2)$ Branch predictor with 4K entries.

b) How many entries are in $(2, 2)$ Branch Predictor with same no. of bits.



(m, n)

$2^m - n$ bit branch predictor


a) No. of predictors = $2^0 = 1$.

No. of bits = $2 \times 4K$
= $8K$

b) No. of entries $\times 2^2 \times 2 = 8K$


No. of entries = $\frac{8K}{8} = 1K$

Journalism branch prediction




Alpha 21264

Global Branch Predictor




12 Branch.

Local Branch Predictor



$$1K \times 10\text{lut} + 1K \times 3\text{lut} + 2^{12} \times 2\text{lut} + 8K$$

$$= 10K + 3K + \\ 1K * 8 + 8K$$

2-lit
BP

2-lit.

$$10K + 3K + 8K + 8K$$

$$= 13 + 16$$

$$= 39$$

(29)