

Shahzeb Jamar
18BCS032

25

Parallel & Distributed Computing Sessional - 1

① S₁ : A = B + C
S₂ : C = B × D
S₃ : S = D
S₄ : DO I = A, 100
S = S + X(I)
End DO
S₅ : IF (S > 1000) (=C×2)

Bernstein's condition of parallelism \Rightarrow

I₁ ∩ O₂ ≠ \emptyset (Anti Independence)

I₂ ∩ O₁ ≠ \emptyset (Flow Independence)

O₁ ∩ O₂ ≠ \emptyset (Output Independence)

	I	O
S ₁	B, C	A
S ₂	B, D	C
S ₃	B \emptyset	S
S ₄	A, S, I, X	S
S ₅	S, C	C

For S₁ and S₂,

I₁ ∩ O₂ = C, I₂ ∩ O₁ = \emptyset , O₁ ∩ O₂ = \emptyset

Anti-dependence, so not executed in parallel

For S₁ and S₃

I₁ ∩ O₃ = \emptyset , I₃ ∩ O₁ = \emptyset , O₁ ∩ O₃ = \emptyset

S₁ || S₃

For S₁ and S₄

I₁ ∩ O₄ = \emptyset , I₄ ∩ O₁ = A, O₁ ∩ O₂ = \emptyset

can't be executed in parallel, Flow independence

Shahzeb Qamer
18BCS032

For S_1 and b_5

$$I_1 \cap O_5 = C \quad I_5 \cap O_1 = \emptyset \quad O_1 \cap O_5 = \emptyset$$

can't be executed in parallel

For S_2 and b_3

$$I_2 \cap O_3 = \emptyset \quad I_3 \cap O_2 = \emptyset \quad O_2 \cap O_3 = \emptyset$$
$$S_2 \parallel b_3$$

For b_2 and b_4

$$I_2 \cap O_4 = \emptyset \quad I_4 \cap O_2 = \emptyset \quad O_2 \cap O_4 = \emptyset$$
$$S_2 \parallel b_4$$

For S_2 and b_5

$$I_2 \cap O_5 = \emptyset, \quad I_5 \cap O_2 = C \quad O_2 \cap O_5 = \emptyset$$

(can't be executed in parallel)

For b_3 and b_4

$$I_3 \cap O_4 = \emptyset \quad I_4 \cap O_3 = S \quad O_3 \cap O_4 = S$$

can't be executed in parallel

For S_3 and S_5

$$I_3 \cap O_5 = \emptyset \quad I_5 \cap O_3 = S, \quad O_3 \cap O_5 = \emptyset$$

can't be executed in parallel

For S_4 and b_5

$$I_4 \cap O_5 = \emptyset, \quad I_5 \cap O_4 = S, \quad O_4 \cap O_5 = \emptyset$$

can't be executed in parallel.

Pairs than can be executed in parallel -

$$S_1 \parallel S_2; \quad S_2 \parallel S_3; \quad S_2 \parallel b_4$$

$$P_1 = \begin{cases} A = B + C \\ C = B * D \end{cases}$$

AE (S.GT.1000)

$$\begin{aligned} S &= 0 \\ \text{Do } & I = A, 100 \\ & S = S + X(I) \\ \text{End Do} & \\ & C = C \times 2 \end{aligned}$$

Shanzeb Samar
18B CS032

Restructured \Rightarrow

$$P_1 = A = B + C \quad S = 0$$

$$P_2 \Rightarrow C = B * D \quad \text{loop} \quad I = A, 100$$

$$S = S + X(I)$$

END DO

$$P_3 \Rightarrow \text{IF } (S > 1000) \quad C = C * 2$$

As per Amdahl's law,

$$\textcircled{2} \quad (a) \text{ Speedup} = \frac{\sum \text{Time old}}{\sum \text{Time new}} = \frac{1}{(1 - \text{Fraction enhanced}) + \frac{\text{Fraction enhanced}}{\text{Speedup enhanced}}}$$

$$\Rightarrow \text{Speedup enhanced} = 10 \\ \text{Fraction enhanced} = 0.5$$

$$\begin{aligned} \text{Speedup} &= \frac{1}{(1 - 0.5) + \frac{0.5}{10}} \\ &= \frac{1}{0.5 + 0.05} \\ &= \frac{1}{0.55} \\ &= 1.818 \end{aligned}$$

(a) Without enhancement, time taken $\propto 1 = 0.5$ (50%)
 Accelerate/enhanced phase would take $= 5$ (50%).

$$\text{Relative enhancement} = 5 + 0.5 = 5.5 \text{ (550%.)}$$

$$\begin{aligned} \text{Overall speedup} &= \frac{\text{execution unaccelerated}}{\text{execution accelerated}} = \frac{5.5}{1} \text{ (550%)} \\ &= 5.5 \end{aligned}$$

(b) Percentage of original execution time which has accelerated =

$$\begin{aligned} \text{fraction} &= \frac{\text{Speedup overall} \times \text{Speedup accelerated}}{\text{Speedup overall} + \text{Speedup accelerated}} \\ &= \frac{5.5 \times 10 - 10}{5.5 \times 10 - 5.5} \\ &= \underline{90.90\%} \end{aligned}$$

Shahzeb Qamar
18B CSO 32

③ Forbidden Latencies \Rightarrow

$$f_1 \Rightarrow$$

$$\text{row}_1 = 3 - 1 = 2$$

$$f_2 \Rightarrow$$

$$\text{row}_3 = 4 - 3 = 1$$


$$f_3 \Rightarrow$$

$$\text{row}_1 = 4 - 1 = 3$$

Forbidden latencies = 1, 2, 3

Collision vector = 111

State transition diagram \Rightarrow



Simple cycle = 4

Greedy cycle = 4

MAL = 4

② Collision vector = 1, 2, 3, 7, 8, 9

⑦ In Tomuro's algorithm, 2 different techniques are combined. The remaining of two the architectural registers to a larger set of registers and buffering of source operands from register file.

e.g. → Div F₀, F₂, F₄
MUL F₀, F₂, F₈
ADD F₁₂, F₈, F₁₄

MUL doesn't have a dependency and can be executed before MUL instead of waiting for stall. MUL needs to be stored in a buffer called reservation station.

To allow MUL to proceed when its operand becomes available, the RS must be informed when result is available.

Results are broadcasted on common data bus to all RS

Pipeline phases:

GF → fetch next instruction into FIFO queue.


Issue: Get instruction from head of queue if matching RS is free of (there is no structural hazard), issue instruction

Shahzeb Qamar
18BCE032

To RS, write operand values if available otherwise with identifiers

Execute : When all operands are available (no RAW dependence) and functional unit is available, then monitor data bus for result.

④ Write result \Rightarrow writes result on data bus, to all waiting stations and reg. file




(5) Discuss (m,n) branch predictor

The (m,n) branch predictor is also known as correlated branch prediction. It is a two level branch prediction in which prediction accuracy is improved as it takes into consideration the recent behaviour of other branches also.

1. It uses k least significant bits of branch target address which is fetched before
2. It also uses local history table (LHT) which is table of shift registers where shift registers refers to the test outcome of m branches ~~having stored~~ having stored k least significant bits.
3. It also uses local prediction table to predict the outcome depending on the state in which it is present

$(2,2)$ predictor

→ behaviour of recent branches selects between two prediction of next branch updating just the prediction



For example, $(2,2)$ branch prediction

$$2^2 \times 2 \times \text{No. of entries} = 8K \text{ bits}$$

$$\text{No. of entries} = 8K/8 = 1K$$