

2019-11-9 15:59





Fig 3



4-bit synchronous up counter

Fig.4

Implement the circuit in different modules stated as follows:

- (1) **ControlLogic:** This module takes as input  $S, Z, X$  and  $CLK$  and outputs three states  $T_0, T_1$  and  $T_2$ . The circuit diagram for the control logic is given above in Fig3. Implement the circuit using **gate level modeling**. Also write sub modules for d-ff () . d\_ff() can be implemented in behavioral modeling.
- (2) **TFF:** This module implements the functionality of a T-Flip flop with a synchronous clear. Implement this module using behavioral modeling.
- (3) **COUNTER\_4BIT:** This module implements the functionality of a 4-bit synchronous binary UP counter with a synchronous clear. Implement this module as shown in Fig4. above. Use TFF modules for your implementation.
- (4) **INTG:** This module integrates the above modules as per the datapath shown above in Fig 1. The inputs to this module are  $S$  and  $CLK$  and outputs are counter values and  $G$ .
- (5) **Testbench:** With  $S=1$  and  $X=1$  apply a clock of 1KHz and check the output of counter and  $G$ .