

Cavium RVU ATF documentation

Revision Date	Author	Change
10/25/2017	Konrad Adamczyk	Initial version for CN93xx, v1.0

1. Overview

The goal of this document is to give the reader explanation of how the Resource Virtualization Units (RVUs) are initialized in ARM-TF (ARM Trusted Firmware). RVU is new unit present on CN9xxx Cavium SoC family. CN93xx SoC contains 16 different RVU PFs. Each PF supports up to 128 SR-IOV VFs.

HRM defines total number 256 HWVFs (Hardware VFs) which can be distributed across 16 RVU PFs.

In general, number of VFs supported by given RVU PF is defined in FDT. If, for particular RVU node, given property is missing, default number of VFs is set for particular RVU PF. Moreover, same behavior is defined for number of MSI-X vectors for particular PF. Details (for particular PF) are presented in following sections of this document.

Audience of this document is supposed to have experience with:

- Understand RVU architecture for CN93xx (presented in HRM)
- Understand FDT (Flattened Device Tree) concept

References:

 [ATF User Guide] available at https://github.com/ARM-software/arm-trusted-firmware/blob/master/docs/user-guide.md

2. RVU types (fixed)

ARM-TF software distinguish RVU blocks as follows:

• RVU PF 0 (ADMIN_PF) – PF which has RVU_PRIV_PFX_CFG[AF_ENA] bit set.

For ADMIN PF, as for PCI configuration, ARM-TF sets:

Register's field	Value
PCC_XXX_ID[DEVID]<7:0>	PCC_DEV_IDL_E::RVU_AF (0x65)
PCCPF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCCVF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCC_XXX_SROIV_DEV[VFDEV]<7:0>*	PCC_DEV_IDL_E::RVU_VF (0x64)*

^{*}if given PF has RVU PRIV PFX CFG[NVF] > 0.

• RVU PF 13 (SSO_TIM_PF) – PF which is dedicated for SSO_TIM usage. For SSO_TIM_PF, as for PCI configuration, ARM-TF sets:

Register's field	Value
PCC_XXX_ID[DEVID]<7:0>	PCC_DEV_IDL_E::SW_RVU_SSO_TIM _PF (0xF9)
PCCPF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCCVF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCC_XXX_SROIV_DEV[VFDEV]<7:0>*	PCC_DEV_IDL_E::SW_RVU_SSO_TIM _VF (0xFA)*

^{*}if given PF has RVU_PRIV_PFX_CFG[NVF] > 0.

• RVU PF 14 (NPA_PF) – PF which is dedicated for NPA usage. For NPA PF, as for PCI configuration, ARM-TF sets:

Register's field	Value
PCC_XXX_ID[DEVID]<7:0>	PCC_DEV_IDL_E::SW_RVU_NPA_PF (0xFB)
PCCPF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCCVF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCC_XXX_SROIV_DEV[VFDEV]<7:0>*	PCC_DEV_IDL_E::SW_RVU_NPA_VF (0xFC)*

^{*}if given PF has RVU_PRIV_PFX_CFG[NVF] > 0.

RVU PF 15 (CPT_PF) – PF which is dedicated for CPT usage. Note that CPT node has RVU_PRIV_PFX_CFG[AF_ENA] bit set.
 For CPT_PF, as for PCI configuration, ARM-TF sets:

Register's field	Value
PCC_XXX_ID[DEVID]<7:0>	PCC_DEV_IDL_E::SW_RVU_CPT_PF (0xFD)
PCCPF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCCVF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCC_XXX_SROIV_DEV[VFDEV]<7:0>*	PCC_DEV_IDL_E::SW_RVU_CPT_VF (0xFE)*

^{*}if given PF has RVU_PRIV_PFX_CFG[NVF] > 0.

All other RVU PFs (PF1-12) are described in the 3. RVU PFs for LMACs section.

3. RVU PFs for LMACs

ARM-TF relies on the FDT configuration provided by BDK. ARM-TF assumes that there'll be no more than 4 PHY subnodes of given "cgx0/1/2" node. RVU PF mapping is defined as one RVU PF for given LMAC.

As CN93xx supports up to 3 CGXs and up to 4 LMACs per CGX, the maximum number of RVU PFs is 12, hence up to 12 RVU PFs will be dedicated to LMACs.

In case that the number of LMACs for all CGXs is less than 12, number of RVU PFs that will be defined for LMACs will be the same as the number of LMACs for all CGXs, as per 1:1 mapping of RVU PF:LMAC.

For those RVU PFs (LMAC PFs), as for PCI configuration, ARM-TF sets:

Register's field	Value
PCC_XXX_ID[DEVID]<7:0>	PCC_DEV_IDL_E::RVU (0x63)
PCCPF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCCVF_XXX_REV[BCC,SC,PI]	PCC_DEV_IDL_E::RVU's class code (0x020000)
PCC_XXX_SROIV_DEV[VFDEV]<7:0>*	PCC_DEV_IDL_E::RVU_VF (0x64)*

^{*}if given PF has RVU PRIV PFX CFG[NVF] > 0.

For other RVU PFs (unused for LMACs from range 1-12), those RVU PFs are defined as SSO_TIM/NPA PFs (see 2. RVU types (fixed)) in a manner that 0.75 of unused RVU PFs will be marked as SSO_TIM PFs and 0.25 of unused PFs will be marked as NPA PFs. Those RVU PFs (from range 1-12, marked as either SSO_TIM or NPA PFs) have the same configuration as listed in section 2. RVU types (fixed), but they do not have any configured VFs.

Following equations are used in calculating number of various RVU PFs:

TOTAL_SSO_TIM_PFS_NO_VFS = 0.75*(MAX_LMAC_PFS - TOTAL_LMAC_PFS)

TOTAL_NPA_PFS_NO_VFS = 0.25*(MAX_LMAC_PFS - TOTAL_LMAC_PFS)

where:

MAX_LMAC_PFS = 12 (const)

TOTAL_LMAC_PFS = number of PHY subnodes of "cgx0/1/2" nodes in FDT

provided by BDK to ARM-TF (see section 4. FDT layout expected by ARM-TF)

Examples:

- 1. CGX0 has 2 LMACs, CGX1 has 1 LMAC, CGX2 has 1 LMAC RVU PFs configuration is as follows:
 - a. RVU PFs 1-4 are configured as LMAC_PF.From the left RVU PFs (12[MAX_LMAC_PFS] 4[TOTAL_LMAC_PFS] = 8):
 - b. RVU PFs 5-10 (**0.75** * **8**[left RVU PFs] = **6**) are configured as SSO_TIM PFs (with NumVFs = 0)
 - c. RVU PFs 11-12 (**0.25** * **8**[left RVU PFs] = **2**) are configured as NPA PFs (with NumVFs = 0)
 - d. Other RVU PFs (0, 13, 14 and 15) are configured as defined in section 2. RVU types (fixed).
- 2. CGX0 has no LMACs, CGX1 has 3 LMACs, CGX2 has 2 LMACs RVU PFs configuration is as follows:
 - a. RVU PFs 1-5 are configured as LMAC_PF.From the left RVU PFs (12 5 = 7):
 - b. RVU PFs 6-10 are configured as SSO TIM PFs (with NumVFs = 0)
 - c. RVU PFs 11-12 are configured as NPA_PFs (with NumVFs = 0)
 - d. Other RVU PFs (0, 13, 14 and 15) are configured as defined in section 2. RVU types (fixed).
- 3. CGX0 has 1 LMAC, CGX1 has 4 LMACs, CGX2 has 4 LMACs RVU PFs configuration is as follows:
 - a. RVU PFs 1-9 are configured as LMAC_PF.From the left RVU PFs (12 9 = 3):
 - b. RVU PFs 10-11 are configured as SSO_TIM PFs (with NumVFs = 0)
 - c. RVU PF 12 is configured as NPA_PFs (with NumVFs = 0)
 - d. Other RVU PFs (0, 13, 14 and 15) are configured as defined in section 2. RVU types (fixed).

4. FDT layout expected by ARM-TF

Besides that ARM-TF configures PCI settings to make it easier for OS to distinguish particular RVU, it gives flexibility to configure:

- 1. Number of VFs for given RVU PF (via **num-rvu-vfs** property)
- Number of MSI-X vectors (via num-msix-vec property) in current version, not supported

via proper format of FDT.

[Cavium Confidential]

Note that ARM-TF does not remove any of the FDT nodes/properties at runtime. ARM-TF treats FDT as read-only blob.

ARM-TF expects that FDT nodes for configuring particular RVU PF as follows:

- 1. For group of RVU types fixed, all nodes are expected to be placed as subnodes of *ecam2*: *pci*@*848020000000* node.
- 2. For group of RVU PFs for LMACs, additional properties (**num-rvu-vfs** and **num-msix-vec**) are expected to be placed in PHY (e.g. xfi/sgmii/qsgmii/rxaui etc.) nodes, which are actually subnodes of "*cgx0/1/2*" nodes.

4.1 ADMIN PF

To set given number of VFs for ADMIN_PF (RVU PF0), the following format of node is expected:

At boot time (when ARM-TF executes), ARM-TF will parse "**rvu-admin@0**" node properties and program following registers:

Register's field	Value
RVU_PRIV_PF(0)_CFG[NVF]*	From property num-rvu-vfs*
RVU_PRIV_PF(0)_CFG[FIRST_HWVF]	0

^{*}if given property does not exist, ARM-TF will set it to default value, which is specified by DEFAULT_AF_PF0_VFS (0).

Please note that in current, 1.0 version, the number of MSI-X vectors per given PF (and for VFs associated with PF) is fixed for all PFs to **128**.

In the 1.1 version of feature **num-msix-vec** will be also supported to configure RVU_PRIV_PF(15)_MSIX_CFG register (only for PF MSIX).

4.2 SSO_TIM_PF

To set given number of VFs for SSO_TIM_PF (RVU PF13), the following format of node is expected:

At boot time (when ARM-TF executes), ARM-TF will parse "**rvu-sso-tim@0**" node properties and program following registers:

Register's field	Value
RVU_PRIV_PF(13)_CFG[NVF]*	From property num-rvu-vfs*
RVU_PRIV_PF(13)_CFG[FIRST_HWVF]	RVU_PRIV_PF(0)_CFG[NVF]

^{*}if given property does not exist, ARM-TF will set it to default value, which is specified by DEFAULT_VFS (8).

Please note that in current, 1.0 version, the number of MSI-X vectors per given PF (and for VFs associated with PF) is fixed for all PFs to **128**.

In the 1.1 version of feature **num-msix-vec** will be also supported to configure RVU_PRIV_PF(15)_MSIX_CFG register (only for PF MSIX).

4.3 NPA PF

To set given number of VFs for NPA_PF (RVU PF14), the following format of node is expected:

};

At boot time (when ARM-TF executes), ARM-TF will parse "**rvu-npa@0**" node properties and program following registers:

Register's field	Value
RVU_PRIV_PF(14)_CFG[NVF]*	From property num-rvu-vfs*
RVU_PRIV_PF(14)_CFG[FIRST_HWVF]	RVU_PRIV_PF(0)_CFG[NVF] + RVU_PRIV_PF(13)_CFG[NVF]

^{*}if given property does not exist, ARM-TF will set it to default value, which is specified by DEFAULT VFS (8).

Please note that in current, 1.0 version, the number of MSI-X vectors per given PF (and for VFs associated with PF) is fixed for all PFs to **128**.

In the 1.1 version of feature **num-msix-vec** will be also supported to configure RVU_PRIV_PF(15)_MSIX_CFG register (only for PF MSIX).

4.4 CPT PF

To set given number of VFs for NPA_PF (RVU PF14), the following format of node is expected:

At boot time (when ARM-TF executes), ARM-TF will parse "**rvu-cpt@0**" node properties and program following registers:

Register's field	Value
RVU_PRIV_PF(15)_CFG[NVF]*	From property num-rvu-vfs*
RVU_PRIV_PF(15)_CFG[FIRST_HWVF]	RVU_PRIV_PF(0)_CFG[NVF] + RVU_PRIV_PF(13)_CFG[NVF] + RVU_PRIV_PF(14)_CFG[NVF]

^{*}if given property does not exist, ARM-TF will set it to default value, which is specified by DEFAULT_VFS (8).

[Cavium Confidential]

Please note that in current, 1.0 version, the number of MSI-X vectors per given PF (and for VFs associated with PF) is fixed for all PFs to **128**.

In the 1.1 version of feature **num-msix-vec** will be also supported to configure RVU_PRIV_PF(15)_MSIX_CFG register (only for PF MSIX).

4.5 LMAC_PF

For group of RVU PFs for LMACs, additional properties (**num-rvu-vfs** and **num-msix-vec**) are expected to be placed in PHY (e.g. xfi/sgmii/qsgmii/rxaui etc.) nodes, which are actually subnodes of "*cgx0/1/2*" nodes. To set given number of VFs for given LMAC_PF (RVU PF1-12), the following format of PHY node is expected:

```
&mrml_bridge {
        * This configuration is just an example of usage num-rvu-vfs.
        * Maximum number of HWVFs is 256, hence sum of all num-rvu-vfs
        * cannot exceed 256.
        * ATF will report an issue at boot time when trying to configure
        * more than 256 HWVFs.
        */
       cgx0 {
               xfi00 {
                       (...)
                       num-rvu-vfs = <8>;
                       num-msix-vec = <128>;
               };
               xfi01 {
                       (...)
                       num-rvu-vfs = <8>;
                       num-msix-vec = <128>;
               };
               xfi02 {
                       (...)
                       num-rvu-vfs = <8>;
                       num-msix-vec = <128>;
               };
               xfi03 {
                       (...)
                       num-rvu-vfs = <8>;
                       num-msix-vec = <128>;
               };
       };
```

[Cavium Confidential]

At boot time (when ARM-TF executes), ARM-TF will parse all subnodes of "cgx0", "cgx1" and "cgx2" nodes for properties and program following registers:

Register's field	Value
RVU_PRIV_PF(112)_CFG[NVF]*	From property num-rvu-vfs*
RVU_PRIV_PF(112)_CFG[FIRST_HWVF]	Appropriate to previously configured NVFs

^{*}if given property does not exist, ARM-TF will set it to default value, which is specified by DEFAULT VFS (8).

If particular PHY subnode does not exist (for instance, **cgx0** node has only 2 PHY subnodes and both **cgx1** and **cgx2** will have 4 PHY subnodes), as per 3. RVU PFs for LMACs:Examples section, RVU PFs 11-12 will be configured as SSO_TIM:NPA PF in 3:1 proportion, respectively. Those RVU PFs will have 0 configured VFs (fixed).

Please note that in current, 1.0 version, the number of MSI-X vectors per given PF (and for VFs associated with PF) is fixed for all PFs to **128**.

In the 1.1 version of feature **num-msix-vec** will be also supported to configure RVU_PRIV_PF(1-12)_MSIX_CFG register (only for PF MSIX).