

① Feedback Survey ☒

② Combinational Logic Practice - Implement SLT ( $<$ ) 32-bit input  
• assume inputs are signed

	-2	-1	0	1	2	(8)
-2	F	T	T	T	T	
-1	F	F	T	T	T	
0	F	F	F	T	T	
1	F	F	F	F	T	
2	F	F	F	F	F	

is  $A < B$ ?

-1 -1 -1 1 1 -1 1 1

A - B

A - B

$$(-1) + (+2) = 1 \text{ (F)}$$

$$1 - 2 = -1 \text{ (T)}$$


OR

OR

$$(-2) + (+1) = -1 \text{ (T)}$$

$$2 - 1 = 1 \text{ (F)}$$

$A_0$	$B_0$	$[A - B]_{[1]}$	Out
0	0	0	0
0	1	X	0
1	0	X	1
1	1	0	0




Full Subtractor

Subtraction is performed by taking the two's complement of the second number, then adding

two's complement

- ① invert the bits
- ② add 1



Note: all tests pass for 32 bit input & output



### ③ Finish Lab 2 Part A

- pulse generator
- triangle generator
- PWM

#### pulse generator.sv and test/

- module outputs high for exactly one clock cycle out of every  $N$  ticks

count	output
-------	--------

0	0
---	---

1	0
---	---

2	0
---	---

3	0
---	---

4	1
---	---

0	0
---	---

1	0
---	---

2	0
---	---


3	0
---	---

4	1
---	---

① make a counter that goes from 0 to  $N-1$  every iteration increment by 1

② IF counter ==  $N-1$  output 1 and counter = 0 else output 0

checked w/ gtkwave



#### triangle generator and test/

- generates triangle waves
- counts from 0 to  $2^N-1$  then back down again
- IF ena is low hold value else increment/decrement

counter	state
---------	-------

00	0
----	---

01	0
----	---

10	0
----	---

11	1
----	---

10	1
----	---

01	1
----	---

00	0
----	---

transition here so ready for next pos CLK


IF all bits on state  $\leftarrow 1$

transition here so ready for next pos CLK

IF all bits off state  $\leftarrow 0$

$$N=2 \quad 2^N-1 = 4-1 = 3$$

$N-1:1$



out

pwm.sv

if(step):

if (ena == 0)

out  $\leftarrow$  0

if (duty == 0)

out  $\leftarrow$  0

if (duty =  $2^N - 1$ )

out  $\leftarrow$  highest

Ⓐ use counter

if counter == duty

counter  $\leftarrow$  0

else out  $\leftarrow$  1


out  $\leftarrow$  0

counter ++

110

counter	duty	out
0	2	0
① change here	2	0
2	2	1
0	2	0
① change here	2	0
2	2	1
0	2	0
1	2	0
2	2	1

pos CLK  
pos



Note: step isn't on regularly enough for any logic to make sense (in the tests, step isn't on for enough times for counter to reach duty :))

incrementing must happen in sequential logic

checking must also happen in sequential logic  
and  $d \Rightarrow 2$

$\Rightarrow$  everything in sequential logic