



# Gan Ather Hw # 4

①




t	A	B
0	0	0
1	1	1
2	0	1
3	1	1
4	0	0
5	1	0
6	0	0
7	1	1

Frequency divider  
(divide by 3)



b

# FSM




## TRUTH TABLE

State	X	State +	abc	xy	Signal	Dispense	Return
S <sub>0</sub>	5	S <sub>5</sub>	000	01	0	0	000
S <sub>5</sub>	5	S <sub>10</sub>	001	01	0	0	000
S <sub>10</sub>	5	S <sub>15</sub>	010	01	0	0	000
S <sub>15</sub>	5	S <sub>20</sub>	011	01	0	0	000
S <sub>20</sub>	5	S <sub>0</sub> [Dispense]	100	01	1	1	000
S <sub>0</sub>	10	S <sub>10</sub>	000	10	0	0	000
S <sub>5</sub>	10	S <sub>15</sub>	001	10	0	0	000
S <sub>10</sub>	10	S <sub>20</sub>	010	10	0	0	000
S <sub>15</sub>	10	S <sub>0</sub> [Dispense]	011	10	1	1	000
S <sub>20</sub>	10	S <sub>0</sub> [Dispense] [Return Nickel]	100	10	1	1	001
S <sub>0</sub>	25	S <sub>0</sub> [Dispense]	000	11	1	1	000
S <sub>5</sub>	25	S <sub>0</sub> [Dispense] [Return Nickel]	001	11	1	1	001
S <sub>10</sub>	25	S <sub>0</sub> [Dispense] [Return Dime]	010	11	1	1	010
S <sub>15</sub>	25	S <sub>0</sub> [Dispense] [Return Nickel + Dime]	011	11	1	1	011
S <sub>20</sub>	25	S <sub>0</sub> [Dispense] [Return Two Dimes]	100	11	1	1	100

## 10e of ANDs

- $a \bar{b} c x y$
- $\bar{a} b c x y$
- $a \bar{b} c x y$
- $\bar{a} \bar{b} c x y$
- $\bar{a} b c x y$
- $a b c x y$
- $\bar{a} \bar{b} c x y$
- $a \bar{b} c x y$





c)

$$e^{-\frac{t}{T}} \quad \begin{matrix} t \text{ seconds} \\ T = 20 \text{ seconds} \end{matrix}$$

a.)

$$0.99 = e^{-t/20} \rightarrow \ln(0.99) = -t/20$$

$$\rightarrow -20 \ln(0.99) = t = \boxed{0.201 \text{ sec}}$$

b.)

$$P = e^{-(3.60)/20}$$

$$\boxed{P = 1.23 \times 10^{-4}}$$

## ② Combination Logic Review + HDL Practice ALU

- mux32.sv
- add32.sv
- testbench
- Makefile
- README

AND OR XOR MUX2  
NAND NOR NOT

**ADD32** - From diagram on **pg 240** (32-bit CLA adder)

submodules

- 4-bit CLA block ( $\times 8$ )

↳ 4-bit ripple carry adder

↳ 1-bit ripple carry adder ( $\times 4$ )

↳ generate-propagate logic

**MUX32** from diagram on **pg 83** (wider Multiplexers)

32:1 multiplexer needs  $\log_2 32$  select lines = 5

$S_0 \quad S_1 \quad S_2 \quad S_3 \quad S_4$

32 data    16 data    8 data    4 data    2 data


16  $\boxed{2:1}$     8  $\boxed{2:1}$     4  $\boxed{2:1}$     2  $\boxed{2:1}$     1  $\boxed{2:1}$

2  $\boxed{16:1}$     2  $\boxed{8:1}$     2  $\boxed{4:1}$

submodules

- 4:1  $\log_2 4 = 2$
- 8:1  $\log_2 8 = 3$
- 16:1  $\log_2 16 = 4$
- 32:1  $\log_2 32 = 5$

### 4:1 mux



$\overline{D_0}$	$\overline{D_2}$	$\overline{D_1}$	$\overline{D_3}$	sel 0	sel 1	expected Y
1	1	0	0	0	0	1
1	1	0	0	0	1	0
1	1	0	0	1	0	1
1	1	0	0	1	1	0

$\overline{D_0}$   $\overline{D_1}$   $\overline{D_2}$   $\overline{D_3}$   
1 0 1 0

### 8:1 mux

$\overline{D_0}$   $\overline{D_1}$   $\overline{D_2}$   $\overline{D_3}$   $\overline{D_4}$   $\overline{D_5}$   $\overline{D_6}$   $\overline{D_7}$   
1 0 1 0 1 0 1 0

### 16:1 mux

$\overline{D_0}$   $\overline{D_1}$   $\overline{D_2}$   $\overline{D_3}$   $\overline{D_4}$   $\overline{D_5}$   $\overline{D_6}$   $\overline{D_7}$   $\overline{D_8}$   $\overline{D_9}$   $\overline{D_{10}}$   $\overline{D_{11}}$   $\overline{D_{12}}$   $\overline{D_{13}}$   $\overline{D_{14}}$   $\overline{D_{15}}$   
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

### Meta Data

Reading: did in previous weeks

written part: 7 hours (1a and 1b took a long time)

↑ I think I got it (2 hours)  
↑ probably did it very wrong (5 hours?)

drawing FSM wasn't helpful

→ took a long time but I think I mostly understand it

Verilog part: 3 hours (pretty straightforward, just didn't understand always-comb vs. assign and verilog got mad)