

# **Battery Cell Controller Software Driver v1.1 (Lite version)**

Fri Jun 14 2019



# Table of Contents

Module Index .....	2
Data Structure Index .....	3
File Index .....	4
Module Documentation .....	5
Enum_group .....	5
Struct_group .....	10
Function_group .....	10
Data Structure Documentation .....	26
bcc_drv_config_t .....	26
bcc_drv_data_t .....	27
File Documentation .....	28
bcc/bcc.c .....	28
bcc/bcc.h .....	31
bcc/bcc_communication.c .....	38
bcc/bcc_communication.h .....	40
bcc/bcc_mc3377x.h .....	42
bcc/bcc_spi.c .....	57
bcc/bcc_spi.h .....	58
bcc/bcc_tpl.c .....	59
bcc/bcc_tpl.h .....	60
Index .....	61



# Module Index

## Modules

Here is a list of all modules:

Enum_group .....	5
Struct_group .....	10
Function_group .....	10

# Data Structure Index

## Data Structures

Here are the data structures with brief descriptions:

<b>bcc_drv_config_t (Driver configuration )</b>	26
<b>bcc_drv_data_t (Driver internal data )</b>	27

# File Index

## File List

Here is a list of all documented files with brief descriptions:

<b>bcc/bcc.c</b>	28
<b>bcc/bcc.h</b>	31
<b>bcc/bcc_communication.c</b>	38
<b>bcc/bcc_communication.h</b>	40
<b>bcc/bcc_mc3377x.h</b>	42
<b>bcc/bcc_spi.c</b>	57
<b>bcc/bcc_spi.h</b>	58
<b>bcc/bcc_tpl.c</b>	59
<b>bcc/bcc_tpl.h</b>	60

# Module Documentation

## Enum\_group

### Enumerations

- enum **bcc\_status\_t** { **BCC\_STATUS\_SUCCESS** = 0U, **BCC\_STATUS\_SPI\_INIT** = 1U, **BCC\_STATUS\_SPI\_BUSY** = 2U, **BCC\_STATUS\_PARAM\_RANGE** = 4U, **BCC\_STATUS\_CRC** = 5U, **BCC\_STATUS\_COM\_TAG\_ID** = 6U, **BCC\_STATUS\_COM\_RC** = 7U, **BCC\_STATUS\_COM\_TIMEOUT** = 8U, **BCC\_STATUS\_DIAG\_FAIL** = 9U, **BCC\_STATUS\_EEPROM\_ERROR** = 10U, **BCC\_STATUS\_EEPROM\_PRESENT** = 11U, **BCC\_STATUS\_NULL\_RESP** = 12U }
- Error codes.* enum **bcc\_cid\_t** { **BCC\_CID\_UNASSIG** = 0U, **BCC\_CID\_DEV1** = 1U, **BCC\_CID\_DEV2** = 2U, **BCC\_CID\_DEV3** = 3U, **BCC\_CID\_DEV4** = 4U, **BCC\_CID\_DEV5** = 5U, **BCC\_CID\_DEV6** = 6U, **BCC\_CID\_DEV7** = 7U, **BCC\_CID\_DEV8** = 8U, **BCC\_CID\_DEV9** = 9U, **BCC\_CID\_DEV10** = 10U, **BCC\_CID\_DEV11** = 11U, **BCC\_CID\_DEV12** = 12U, **BCC\_CID\_DEV13** = 13U, **BCC\_CID\_DEV14** = 14U, **BCC\_CID\_DEV15** = 15U }
- Cluster Identification Address.* enum **bcc\_mode\_t** { **BCC\_MODE\_SPI** = 0U, **BCC\_MODE\_TPL** = 1U }
- BCC communication mode.* enum **bcc\_device\_t** { **BCC\_DEVICE\_MC33771** = 0U, **BCC\_DEVICE\_MC33772** = 1U }
- BCC device.* enum **bcc\_measurements\_t** { **BCC\_MSR\_CC\_NB\_SAMPLES** = 0U, **BCC\_MSR\_COULOMB\_CNT1** = 1U, **BCC\_MSR\_COULOMB\_CNT2** = 2U, **BCC\_MSR\_ISENSE1** = 3U, **BCC\_MSR\_ISENSE2** = 4U, **BCC\_MSR\_STACK\_VOLT** = 5U, **BCC\_MSR\_CELL\_VOLT14** = 6U, **BCC\_MSR\_CELL\_VOLT13** = 7U, **BCC\_MSR\_CELL\_VOLT12** = 8U, **BCC\_MSR\_CELL\_VOLT11** = 9U, **BCC\_MSR\_CELL\_VOLT10** = 10U, **BCC\_MSR\_CELL\_VOLT9** = 11U, **BCC\_MSR\_CELL\_VOLT8** = 12U, **BCC\_MSR\_CELL\_VOLT7** = 13U, **BCC\_MSR\_CELL\_VOLT6** = 14U, **BCC\_MSR\_CELL\_VOLT5** = 15U, **BCC\_MSR\_CELL\_VOLT4** = 16U, **BCC\_MSR\_CELL\_VOLT3** = 17U, **BCC\_MSR\_CELL\_VOLT2** = 18U, **BCC\_MSR\_CELL\_VOLT1** = 19U, **BCC\_MSR\_AN6** = 20U, **BCC\_MSR\_AN5** = 21U, **BCC\_MSR\_AN4** = 22U, **BCC\_MSR\_AN3** = 23U, **BCC\_MSR\_AN2** = 24U, **BCC\_MSR\_AN1** = 25U, **BCC\_MSR\_AN0** = 26U, **BCC\_MSR\_ICTEMP** = 27U, **BCC\_MSR\_VBGADC1A** = 28U, **BCC\_MSR\_VBGADC1B** = 29U }
- Measurements provided by Battery Cell Controller.* enum **bcc\_fault\_status\_t** { **BCC\_FS\_CELL\_OV** = 0U, **BCC\_FS\_CELL\_UV** = 1U, **BCC\_FS\_CB\_OPEN** = 2U, **BCC\_FS\_CB\_SHORT** = 3U, **BCC\_FS\_GPIO\_STATUS** = 4U, **BCC\_FS\_AN\_OT\_UT** = 5U, **BCC\_FS\_GPIO\_SHORT** = 6U, **BCC\_FS\_COMM** = 7U, **BCC\_FS\_FAULT1** = 8U, **BCC\_FS\_FAULT2** = 9U, **BCC\_FS\_FAULT3** = 10U }

*Status provided by Battery Cell Controller.*

---

### Detailed Description

---

## Enumeration Type Documentation

### enum **bcc\_cid\_t**

Cluster Identification Address.

Note that SPI communication mode uses one cluster/device only. The maximum number of clusters/devices for TPL mode is 15.



**Enumerator:**

BCC_CID_UNAS SIG	ID of uninitialized BCC device.
BCC_CID_DEV1	Cluster ID of device 1. In TPL mode, this is the first device in daisy chain (connected directly to MC33664).
BCC_CID_DEV2	Cluster ID of device 2.
BCC_CID_DEV3	Cluster ID of device 3.
BCC_CID_DEV4	Cluster ID of device 4.
BCC_CID_DEV5	Cluster ID of device 5.
BCC_CID_DEV6	Cluster ID of device 6.
BCC_CID_DEV7	Cluster ID of device 7.
BCC_CID_DEV8	Cluster ID of device 8.
BCC_CID_DEV9	Cluster ID of device 9.
BCC_CID_DEV1 0	Cluster ID of device 10.
BCC_CID_DEV1 1	Cluster ID of device 11.
BCC_CID_DEV1 2	Cluster ID of device 12.
BCC_CID_DEV1 3	Cluster ID of device 13.
BCC_CID_DEV1 4	Cluster ID of device 14.
BCC_CID_DEV1 5	Cluster ID of device 15.

**enum bcc\_device\_t**

BCC device.

**Enumerator:**

BCC_DEVICE_M C33771	MC33771B.
BCC_DEVICE_M C33772	MC33772B.

## enum bcc\_fault\_status\_t

Status provided by Battery Cell Controller.

### Enumerator:

BCC_FS_CELL_OV	CT overvoltage fault (register CELL_OV_FLT).
BCC_FS_CELL_UV	CT undervoltage fault (register CELL_UV_FLT).
BCC_FS_CB_OPEN	Open CB fault (register CB_OPEN_FLT).
BCC_FS_CB_SHORT	Short CB fault (register CB_SHORT_FLT).
BCC_FS_GPIO_STATUS	GPIO status (register GPIO_STS).
BCC_FS_AN_OT_UT	AN undertemperature and overtemperature (register AN_OT_UT_FLT).
BCC_FS_GPIO_SHORT	GPIO short and analog inputs open load detection (register GPIO_SHORT_AnX_OPEN_STS).
BCC_FS_COMM	Number of communication errors detected (register COM_STATUS).
BCC_FS_FAULT_1	Fault status (register FAULT1_STATUS).
BCC_FS_FAULT_2	Fault status (register FAULT2_STATUS).
BCC_FS_FAULT_3	Fault status (register FAULT3_STATUS).

## enum bcc\_measurements\_t

Measurements provided by Battery Cell Controller.

Note that MC33772 doesn't have MEAS\_CELL7, ..., MEAS\_CELL14 registers. Function BCC\_Meas\_GetRawValues returns 0x0000 at these positions.

### Enumerator:

BCC_MSR_CC_NB_SAMPLES	Number of samples in Coulomb counter (register CC_NB_SAMPLES).
BCC_MSR_COULOMB_CNT1	Coulomb counting accumulator (register COULOMB_CNT1).
BCC_MSR_COULOMB_CNT2	Coulomb counting accumulator (register COULOMB_CNT2).
BCC_MSR_ISENSE1	ISENSE measurement (register MEAS_ISENSE1).
BCC_MSR_ISENSE2	ISENSE measurement (register MEAS_ISENSE2).

BCC_MSR_STACK_VOLT	Stack voltage measurement (register MEAS_STACK).
BCC_MSR_CELL_VOLT14	Cell 14 voltage measurement (register MEAS_CELL14).
BCC_MSR_CELL_VOLT13	Cell 13 voltage measurement (register MEAS_CELL13).
BCC_MSR_CELL_VOLT12	Cell 12 voltage measurement (register MEAS_CELL12).
BCC_MSR_CELL_VOLT11	Cell 11 voltage measurement (register MEAS_CELL11).
BCC_MSR_CELL_VOLT10	Cell 10 voltage measurement (register MEAS_CELL10).
BCC_MSR_CELL_VOLT9	Cell 9 voltage measurement (register MEAS_CELL9).
BCC_MSR_CELL_VOLT8	Cell 8 voltage measurement (register MEAS_CELL8).
BCC_MSR_CELL_VOLT7	Cell 7 voltage measurement (register MEAS_CELL7).
BCC_MSR_CELL_VOLT6	Cell 6 voltage measurement (register MEAS_CELL6).
BCC_MSR_CELL_VOLT5	Cell 5 voltage measurement (register MEAS_CELL5).
BCC_MSR_CELL_VOLT4	Cell 4 voltage measurement (register MEAS_CELL4).
BCC_MSR_CELL_VOLT3	Cell 3 voltage measurement (register MEAS_CELL3).
BCC_MSR_CELL_VOLT2	Cell 2 voltage measurement (register MEAS_CELL2).
BCC_MSR_CELL_VOLT1	Cell 1 voltage measurement (register MEAS_CELL1).
BCC_MSR_AN6	Analog input 6 voltage measurement (register MEAS_AN6).
BCC_MSR_AN5	Analog input 5 voltage measurement (register MEAS_AN5).
BCC_MSR_AN4	Analog input 4 voltage measurement (register MEAS_AN4).
BCC_MSR_AN3	Analog input 3 voltage measurement (register MEAS_AN3).
BCC_MSR_AN2	Analog input 2 voltage measurement (register MEAS_AN2).
BCC_MSR_AN1	Analog input 1 voltage measurement (register MEAS_AN1).
BCC_MSR_AN0	Analog input 0 voltage measurement (register MEAS_AN0).
BCC_MSR_ICTEMP	IC temperature measurement (register MEAS_IC_TEMP).
BCC_MSR_VBG_ADC1A	ADC1A Band Gap Reference measurement (register

	MEAS_VBG_DIAG_ADC1A).
BCC_MSR_VBG ADC1B	ADC1B Band Gap Reference measurement (register MEAS_VBG_DIAG_ADC1B).

#### **enum bcc\_mode\_t**

BCC communication mode.

##### **Enumerator:**

BCC_MODE_SPI	SPI communication mode.
BCC_MODE_TPL	TPL communication mode.

#### **enum bcc\_status\_t**

Error codes.

##### **Enumerator:**

BCC_STATUS_S SUCCESS	No error.
BCC_STATUS_S PI_INIT	SPI initialization failure.
BCC_STATUS_S PI_BUSY	SPI instance is busy.
BCC_STATUS_P ARAM_RANGE	Parameter out of range.
BCC_STATUS_C RC	Wrong CRC.
BCC_STATUS_C OM_TAG_ID	Response Tag ID does not match with provided ID.
BCC_STATUS_C OM_RC	Response Rolling Counter (RC) value does not match with expected RC.
BCC_STATUS_C OM_TIMEOUT	Communication timeout.
BCC_STATUS_D IAG_FAIL	It is not allowed to enter diagnostic mode.
BCC_STATUS_E EPROM_ERROR	An error occurred during the communication to EEPROM.
BCC_STATUS_E EPROM_PRESEN T	No EEPROM detected.
BCC_STATUS_N ULL_RESP	Response frame of BCC device is equal to zero (except CRC). This occurs only in SPI communication mode during the very first message.

## Struct\_group

### Data Structures

- **struct bcc\_drv\_data\_t**  
*Driver internal data.*
  - **struct bcc\_drv\_config\_t**  
*Driver configuration.*
- 

### Detailed Description

## Function\_group

### Functions

- **bcc\_status\_t BCC\_Init (bcc\_drv\_config\_t \*const drvConfig, const uint16\_t devConf[][BCC\_INIT\_CONF\_REG\_CNT])**  
*This function initializes the Battery Cell Controller device(s), configures its registers, assigns CID and initializes internal driver data.*
- **bcc\_status\_t BCC\_VerifyCom (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**  
*This function uses No Operation command of BCC to verify communication with device specified by CID without performing any operation.*
- **bcc\_status\_t BCC\_Sleep (bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets sleep mode to all Battery Cell Controller devices.*
- **void BCC\_WakeUp (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets normal mode to all Battery Cell Controller devices.*
- **bcc\_status\_t BCC\_SoftwareReset (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**  
*This function resets BCC device using software reset. It enters reset via SPI or TPL interface.*
- **void BCC\_HardwareReset (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_TPL\_Enable (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!*
- **void BCC\_TPL\_Disable (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets MC33664 device into sleep mode. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)**  
*This function reads a value from addressed register (or desired number of registers) of selected Battery Cell Controller device.*
- **bcc\_status\_t BCC\_Reg\_Write (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)**  
*This function writes a value to addressed register of selected Battery Cell Controller device.*
- **bcc\_status\_t BCC\_Reg\_WriteGlobal (bcc\_drv\_config\_t \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)**  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Update (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regMask, uint16\_t regVal)**

*This function updates content of a selected register. It affects bits specified by a bit mask only.*

- **bcc\_status\_t BCC\_Meas\_StartConversion** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)  
*This function starts ADC conversion. It sets Start of Conversion bit and new value of TAG ID in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_StartConversionGlobal** (bcc\_drv\_config\_t \*const drvConfig, uint16\_t adcCfgValue)  
*This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC\_CFG register. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Meas\_IsConverting** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool \*completed)  
*This function checks status of conversion defined by End of Conversion bit in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_GetRawValues** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t measurements[])  
*This function reads the measurement registers and returns raw values. Macros defined in BCC header file can be used to perform correct unit conversion.*
- **bcc\_status\_t BCC\_Fault\_GetStatus** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t status[])  
*This function reads the status registers and returns raw values. You can use constants defined in bcc\_mc3377x.h file.*
- **bcc\_status\_t BCC\_Fault\_ClearStatus** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bcc\_fault\_status\_t statSel)  
*This function clears selected fault status register.*
- **bcc\_status\_t BCC\_GPIO\_SetOutput** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t gpioSel, bool val)  
*This function sets output value of one BCC GPIO pin. This function should be used only when at least one GPIO is in output mode. Resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_CB\_Enable** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool enable)  
*This function enables or disables the cell balancing via SYS\_CFG1[CB\_DRVEN] bit.*
- **bcc\_status\_t BCC\_CB\_SetIndividual** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t cellIndex, bool enable, uint16\_t timer)  
*This function enables or disables cell balancing for a specified cell and sets its timer.*
- **bcc\_status\_t BCC\_CB\_Pause** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool pause)  
*This function can be used to manual pause cell balancing before on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.*
- **bcc\_status\_t BCC\_FuseMirror\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t \*const value)  
*This function reads a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_FuseMirror\_Write** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t value)  
*This function writes a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_GUID\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint64\_t \*const guid)  
*This function reads an unique serial number of the BCC device from the content of mirror registers.*
- **bcc\_status\_t BCC\_EEPROM\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t addr, uint8\_t \*const data)  
*This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.*
- **bcc\_status\_t BCC\_EEPROM\_Write** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t addr, uint8\_t data)

*This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.*

- void **BCC\_MCU\_WaitMs** (uint16\_t delay)  
*Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.*
- void **BCC\_MCU\_WaitUs** (uint32\_t delay)  
*Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.*
- void **BCC\_MCU\_Assert** (bool x)  
*User implementation of assert.*
- **bcc\_status\_t BCC\_MCU\_TransferSpi** (uint8\_t drvInstance, uint8\_t transBuf[], uint8\_t recvBuf[])  
*This function performs one 40b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.*
- **bcc\_status\_t BCC\_MCU\_TransferTpl** (uint8\_t drvInstance, uint8\_t transBuf[], uint8\_t recvBuf[], uint16\_t recvTrCnt)  
*This function sends and receives data via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.*
- void **BCC\_MCU\_WriteCsbPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the CSB pin (or CSB\_TX in case of TPL mode). This function needs to be implemented by the user.*
- void **BCC\_MCU\_WriteRstPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the RST pin. This function needs to be implemented by the user. If no RST pin is used, keep the function body empty.*
- void **BCC\_MCU\_WriteEnPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL and it needs to be implemented by the user.*
- uint32\_t **BCC\_MCU\_ReadIntbPin** (uint8\_t drvInstance)  
*Reads logic value of INTB pin of MC33664. This function is called in the TPL mode only and it needs to be implemented by the user.*
- void **BCC\_PackFrame** (uint16\_t data, uint8\_t addr, **bcc\_cid\_t** cid, uint8\_t cmd, uint8\_t frame[])  
*This function packs all the parameters into a frame according to the BCC frame format (see BCC datasheet).*
- **bcc\_status\_t BCC\_CheckCRC** (const uint8\_t \*resp)  
*This function calculates CRC of a received frame and compares it with CRC field of the frame.*
- **bcc\_status\_t BCC\_CheckRcTagId** (**bcc\_device\_t** devType, const uint8\_t \*resp, uint8\_t rc, uint8\_t tagId)  
*This function checks value of the Command field of a frame.*
- **bcc\_status\_t BCC\_Reg\_ReadSpi** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
- **bcc\_status\_t BCC\_Reg\_WriteSpi** (const **bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
- **bcc\_status\_t BCC\_VerifyComSpi** (const **bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for SPI mode only.*
- **bcc\_status\_t BCC\_Reg\_ReadTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*

- **bcc\_status\_t BCC\_Reg\_WriteTpl** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*
- **bcc\_status\_t BCC\_Reg\_WriteGlobalTpl** (bcc\_drv\_config\_t \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only.*
- **bcc\_status\_t BCC\_VerifyComTpl** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for TPL mode only.*

---

## Detailed Description

---

### Function Documentation

---

**bcc\_status\_t BCC\_CB\_Enable** (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, bool *enable*)

This function enables or disables the cell balancing via SYS\_CFG1[CB\_DRVEN] bit.

Note that each cell balancing driver needs to be setup separately, e.g. by BCC\_CB\_SetIndividual function.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>enable</i>	Drivers state. False (all drivers are disabled) or true (drivers are enabled).

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_CB\_Pause** (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, bool *pause*)

This function can be used to manual pause cell balancing before on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>pause</i>	True (pause) / false (unpause).

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_CB\_SetIndividual** (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint8\_t *cellIndex*, bool *enable*, uint16\_t *timer*)

This function enables or disables cell balancing for a specified cell and sets its timer.



**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>cellIndex</i>	Index of the cell. Note the cells are indexed from 0.
<i>enable</i>	True for enabling of CB, False otherwise.
<i>timer</i>	Timer for enabled CB driver in minutes. Note that a zero value represents 30 seconds.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_CheckCRC (const uint8\_t \* resp)**

This function calculates CRC of a received frame and compares it with CRC field of the frame.

**Parameters:**

<i>resp</i>	Pointer to memory that contains a response (frame) to be checked.
-------------	-------------------------------------------------------------------

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_CheckRcTagId (bcc\_device\_t devType, const uint8\_t \* resp, uint8\_t rc, uint8\_t tagId)**

This function checks value of the Command field of a frame.

**Parameters:**

<i>devType</i>	Device type.
<i>resp</i>	Pointer to memory that contains a response (frame) to be checked.
<i>rc</i>	Expected value of Rolling Counter.
<i>tagId</i>	Expected value of TAG ID.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_EEPROM\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t addr, uint8\_t \*const data)**

This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address of BCC device the EEPROM memory is connected to.
<i>addr</i>	Address of EEPROM data will be read from. The admission range is from 0 to 127.
<i>data</i>	Data read from specified address of EEPROM memory.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_EEPROM\_Write (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint8\_t *addr*, uint8\_t *data*)**

This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.

Note that the EEPROM write time (depends on device selection) is usually around 5 ms. Therefore, another EEPROM (write & read) operations to the same EEPROM memory cannot be done 5 ms after end of BCC\_EEPROM\_Write function.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address of BCC device the EEPROM memory is connected to.
<i>addr</i>	Address of EEPROM data will be written to. The admission range is from 0 to 127.
<i>data</i>	Data written to specified address of EEPROM memory.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Fault\_ClearStatus (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, bcc\_fault\_status\_t *statSel*)**

This function clears selected fault status register.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>statSel</i>	Selection of a fault status register to be cleared. See definition of this enumeration in BCC header file. COM_STATUS register is read only and cannot be cleared.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Fault\_GetStatus (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint16\_t *status*[])**

This function reads the status registers and returns raw values. You can use constants defined in **bcc\_mc3377x.h** file.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>status</i>	Array containing all fault status information provided by BCC. Indexes into the array are defined in bcc_fault_status_t enumeration placed in BCC header file. Required size of the array is 11. You can use macro BCC_STAT_CNT defined in BCC header file, which contains appropriate value.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_FuseMirror\_Read (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint8\_t *fuseAddr*, uint16\_t \*const *value*)**

This function reads a fuse mirror register of a BCC device specified by CID.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>fuseAddr</i>	Address of a fuse mirror register to be read.
<i>value</i>	Pointer to memory where the read value will be stored.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_FuseMirror\_Write (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint8\_t *fuseAddr*, uint16\_t *value*)**

This function writes a fuse mirror register of a BCC device specified by CID.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>fuseAddr</i>	Address of a fuse mirror register to be written.
<i>value</i>	Value to be written.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_GPIO\_SetOutput (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint8\_t *gpioSel*, bool *val*)**

This function sets output value of one BCC GPIO pin. This function should be used only when at least one GPIO is in output mode. Resets BCC device using GPIO pin.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>gpioSel</i>	Index of GPIO output to be set. Index starts at 0 (GPIO 0).
<i>val</i>	Output value. Possible values are FALSE (logical 0, low level) and TRUE (logical 1, high level).

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_GUID\_Read (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint64\_t \*const *guid*)**

This function reads an unique serial number of the BCC device from the content of mirror registers.

GUID is created according to the following table:

Device	GUID [36:21]	GUID [20:5]	GUID [4:0]
MC33771B	0x18 [15:0]	0x19 [15:0]	0xA1 [4:0]
fuse address	(16 bit)	(16 bit)	(5 bit)
:-----:	:-----:	:-----:	:-----:
MC33772B	0x10 [15:0]	0x11 [15:0]	0x12 [4:0]
fuse address	(16 bit)	(16 bit)	(5 bit)

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>guid</i>	Pointer to memory where 37b unique ID will be stored.

**Returns:**

bcc\_status\_t Error code.

**void BCC\_HardwareReset (const bcc\_drv\_config\_t \*const *drvConfig*)**

This function resets BCC device using GPIO pin.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------

**bcc\_status\_t BCC\_Init (bcc\_drv\_config\_t \*const *drvConfig*, const uint16\_t *devConf*[][BCC\_INIT\_CONF\_REG\_CNT])**

This function initializes the Battery Cell Controller device(s), configures its registers, assigns CID and initializes internal driver data.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>devConf</i>	Initialization values of BCC device registers specified by BCC_INIT_CONF_REG_ADDR. If NULL, registers are not initialized. devConf[0][x] belongs to device with CID 1, devConf[1][x] belongs to device with CID 2, etc.

**Returns:**

bcc\_status\_t Error code.

**void BCC\_MCU\_Assert (bool *x*)**

User implementation of assert.

**Parameters:**

<i>x</i>	- True if everything is OK.
----------	-----------------------------

**uint32\_t BCC\_MCU\_ReadIntbPin (uint8\_t *drvInstance*)**

Reads logic value of INTB pin of MC33664. This function is called in the TPL mode only and it needs to be implemented by the user.

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
--------------------	-------------------------

**Returns:**

Zero value for logic zero, non-zero value otherwise.

**bcc\_status\_t BCC\_MCU\_TransferSpi (uint8\_t *drvInstance*, uint8\_t *transBuf*[], uint8\_t *recvBuf*[])**

This function performs one 40b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.

The byte order of buffers is given by BCC\_MSG\_BIGEND macro (in **bcc.h**).

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
<i>transBuf</i>	Pointer to 40b data buffer to be sent.
<i>recvBuf</i>	Pointer to 40b data buffer for received data.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_MCU\_TransferTpl (uint8\_t *drvInstance*, uint8\_t *transBuf*[], uint8\_t *recvBuf*[], uint16\_t *recvTrCnt*)**

This function sends and receives data via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.

TX SPI bus always performs only one 40b SPI transfer. Expected number of RX transfers is passed as a parameter. The byte order of buffers is given by BCC\_MSG\_BIGEND macro (in **bcc.h**).

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
<i>transBuf</i>	Pointer to 40b data buffer to be sent.
<i>recvBuf</i>	Pointer to buffer for received data. Its size must be at least (5 * <i>recvTrCnt</i> ) bytes.
<i>recvTrCnt</i>	Number of 40b transfers to be received.

**Returns:**

bcc\_status\_t Error code.

**void BCC\_MCU\_WaitMs (uint16\_t *delay*)**

Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.

**Parameters:**

<i>delay</i>	- Number of milliseconds to wait.
--------------	-----------------------------------

**void BCC\_MCU\_WaitUs (uint32\_t *delay*)**

Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.

**Parameters:**

<i>delay</i>	- Number of microseconds to wait.
--------------	-----------------------------------

**void BCC\_MCU\_WriteCsbPin (uint8\_t *drvInstance*, uint8\_t *value*)**

Writes logic 0 or 1 to the CSB pin (or CSB\_TX in case of TPL mode). This function needs to be implemented by the user.

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
<i>value</i>	- Zero or one to be set to CSB (CSB_TX) pin.

**void BCC\_MCU\_WriteEnPin (uint8\_t *drvInstance*, uint8\_t *value*)**

Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL and it needs to be implemented by the user.

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
<i>value</i>	- Zero or one to be set to EN pin.

**void BCC\_MCU\_WriteRstPin (uint8\_t *drvInstance*, uint8\_t *value*)**

Writes logic 0 or 1 to the RST pin. This function needs to be implemented by the user. If no RST pin is used, keep the function body empty.

**Parameters:**

<i>drvInstance</i>	Instance of BCC driver.
<i>value</i>	- Zero or one to be set to RST pin.

**bcc\_status\_t BCC\_Meas\_GetRawValues (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, uint16\_t *measurements*[])**

This function reads the measurement registers and returns raw values. Macros defined in BCC header file can be used to perform correct unit conversion.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>measurements</i>	Array containing all values measured by BCC. Indexes into the array are defined in enumeration bcc_measurements_t placed in BCC header file. For required size of the array see BCC_MEAS_CNT constant defined in BCC header file).

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Meas\_IsConverting (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*, bool \* *completed*)**

This function checks status of conversion defined by End of Conversion bit in ADC\_CFG register.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

<i>completed</i>	Pointer to check result. True if a conversion is complete.
------------------	------------------------------------------------------------

#### Returns:

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Meas\_StartConversion (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**

This function starts ADC conversion. It sets Start of Conversion bit and new value of TAG ID in ADC\_CFG register.

TAG ID is incremented for each conversion. You can use function BCC\_Meas\_IsConverting to check conversion status.

#### Parameters:

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

#### Returns:

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Meas\_StartConversionGlobal (bcc\_drv\_config\_t \*const drvConfig, uint16\_t adcCfgValue)**

This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC\_CFG register. Intended for TPL mode only!

As a TAG ID, incremented TAG ID of the first device is used. You can use function BCC\_Meas\_IsConverting to check conversion status.

#### Parameters:

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>adcCfgValue</i>	Value of ADC_CFG register to be written to all devices in the chain. Note that TAG_ID and SOC bits are automatically added by this function.

#### Returns:

bcc\_status\_t Error code.

**void BCC\_PackFrame (uint16\_t data, uint8\_t addr, bcc\_cid\_t cid, uint8\_t cmd, uint8\_t frame[])**

This function packs all the parameters into a frame according to the BCC frame format (see BCC datasheet).

Note the frame is packed in Little-endian because of the LPSPI peripheral.

#### Parameters:

<i>data</i>	16 bit Memory Data field of the BCC frame.
<i>addr</i>	7 bit Memory Address field of the BCC frame.
<i>cid</i>	4 bit Physical Address field of the BCC frame.
<i>cmd</i>	4 bit Command field of the BCC frame.
<i>frame</i>	Pointer to a 5-byte array where all the fields and computed CRC will be stored. Note that fields are stored into an array in reverse order (due to processing order in the LPSPI master and slave drivers).

**bcc\_status\_t BCC\_Reg\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \* regVal)**

This function reads a value from addressed register (or desired number of registers) of selected Battery Cell Controller device.

In case of simultaneous read of more registers, address is incremented in ascending manner.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regCnt</i>	Number of registers to read.
<i>regVal</i>	Pointer to memory where content of selected 16 bit registers is stored.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_ReadSpi(bcc_drv_config_t *const drvConfig, bcc_cid_t cid, uint8_t regAddr, uint8_t regCnt, uint16_t * regVal)`**

This function reads a value from addressed register of selected Battery Cell Controller device. Intended for SPI mode only.

In case of simultaneous read of more registers, address is incremented in ascending manner.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regCnt</i>	Number of registers to read.
<i>regVal</i>	Pointer to memory where content of selected 16 bit registers is stored.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_ReadTpl(bcc_drv_config_t *const drvConfig, bcc_cid_t cid, uint8_t regAddr, uint8_t regCnt, uint16_t * regVal)`**

This function reads a value from addressed register of selected Battery Cell Controller device. Intended for TPL mode only.

In case of simultaneous read of more registers, address is incremented in ascending manner.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regCnt</i>	Number of registers to read.
<i>regVal</i>	Pointer to memory where content of selected 16 bit registers is stored.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_Update(bcc_drv_config_t *const drvConfig, bcc_cid_t cid, uint8_t regAddr, uint16_t regMask, uint16_t regVal)`**

This function updates content of a selected register. It affects bits specified by a bit mask only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------



<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regMask</i>	Bit mask. Bits set to 1 will be updated.
<i>regVal</i>	New value of register bits defined by bit mask.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_Write (bcc_drv_config_t *const drvConfig, bcc_cid_t cid, uint8_t regAddr, uint16_t regVal, uint16_t * retReg)`**

This function writes a value to addressed register of selected Battery Cell Controller device.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regVal</i>	New value of selected register.
<i>retReg</i>	Automatic response of BCC, which contains updated register (TPL mode) or a register addressed in previous access (SPI mode). You can pass NULL when you do not care about the response.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_WriteGlobal (bcc_drv_config_t *const drvConfig, uint8_t regAddr, uint16_t regVal)`**

This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regVal</i>	New value of selected register.

**Returns:**

`bcc_status_t` Error code.

**`bcc_status_t BCC_Reg_WriteGlobalTpl (bcc_drv_config_t *const drvConfig, uint8_t regAddr, uint16_t regVal)`**

This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regVal</i>	New value of selected register.

**Returns:**

`bcc_status_t` Error code.

**bcc\_status\_t BCC\_Reg\_WriteSpi (const bcc\_drv\_config\_t \*const *drvConfig*,  
bcc\_cid\_t *cid*, uint8\_t *regAddr*, uint16\_t *regVal*, uint16\_t \* *retReg*)**

This function writes a value to addressed register of selected Battery Cell Controller device.  
Intended for SPI mode only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regVal</i>	New value of selected register.
<i>retReg</i>	Automatic response of BCC, which contains register addressed in previous access. You can pass NULL when you do not care about the response.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Reg\_WriteTpl (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*,  
uint8\_t *regAddr*, uint16\_t *regVal*, uint16\_t \* *retReg*)**

This function writes a value to addressed register of selected Battery Cell Controller device.  
Intended for TPL mode only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>regAddr</i>	Register address. See BCC header file with register map for possible values.
<i>regVal</i>	New value of selected register.
<i>retReg</i>	Automatic response of BCC, which contains updated register. You can pass NULL when you do not care about the response.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_Sleep (bcc\_drv\_config\_t \*const *drvConfig*)**

This function sets sleep mode to all Battery Cell Controller devices.

In case of TPL mode MC33664TL goes to sleep mode automatically.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_SoftwareReset (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*)**

This function resets BCC device using software reset. It enters reset via SPI or TPL interface.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

**Returns:**

bcc\_status\_t Error code.

**void BCC\_TPL\_Disable (const bcc\_drv\_config\_t \*const *drvConfig*)**

This function sets MC33664 device into sleep mode. Intended for TPL mode only!

This function can be (optionally) used after BCC\_Sleep function. Function BCC\_TPL\_Enable must be then called before BCC\_WakeUp function!

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------

**bcc\_status\_t BCC\_TPL\_Enable (const bcc\_drv\_config\_t \*const *drvConfig*)**

This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!

During the driver initialization (BCC\_Init function), normal mode of MC33664 is set automatically. This function can be used e.g. when sleep mode of both BCC device(s) and MC33664 is required. The typical function flow can be then: BCC\_Sleep -> BCC\_TPL\_Disable -> ... -> BCC\_TPL\_Enable -> BCC\_WakeUp.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_VerifyCom (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*)**

This function uses No Operation command of BCC to verify communication with device specified by CID without performing any operation.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_VerifyComSpi (const bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*)**

This function uses No Operation command of BCC to verify communication without performing any operation. Intended for SPI mode only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

**Returns:**

bcc\_status\_t Error code.

**bcc\_status\_t BCC\_VerifyComTpl (bcc\_drv\_config\_t \*const *drvConfig*, bcc\_cid\_t *cid*)**

This function uses No Operation command of BCC to verify communication without performing any operation. Intended for TPL mode only.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.

**Returns:**

bcc\_status\_t Error code.

**void BCC\_WakeUp (const bcc\_drv\_config\_t \*const *drvConfig*)**

This function sets normal mode to all Battery Cell Controller devices.

In case of TPL mode, MC33664 goes to normal mode automatically.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
------------------	-------------------------------------------

**Returns:**

bcc\_status\_t Error code.

# Data Structure Documentation

## **bcc\_drv\_config\_t** Struct Reference

Driver configuration.

```
#include <bcc.h>
```

### Data Fields

- **uint8\_t drvInstance**
  - **bcc\_mode\_t commMode**
  - **uint8\_t devicesCnt**
  - **bcc\_device\_t device [BCC\_DEVICE\_CNT\_MAX]**
  - **uint16\_t cellCnt [BCC\_DEVICE\_CNT\_MAX]**
  - **bcc\_drv\_data\_t drvData**
- 

### Detailed Description

Driver configuration.

This structure contains all information needed for proper functionality of the driver, such as used communication mode, BCC device(s) configuration or internal driver data.

---

### Field Documentation

#### **uint16\_t bcc\_drv\_config\_t::cellCnt[BCC\_DEVICE\_CNT\_MAX]**

Number of connected cells to each BCC. [0] BCC with CID 1, [1] BCC with CID 2, etc.

#### **bcc\_mode\_t bcc\_drv\_config\_t::commMode**

BCC communication mode.

#### **bcc\_device\_t bcc\_drv\_config\_t::device[BCC\_DEVICE\_CNT\_MAX]**

BCC device type of [0] BCC with CID 1, [1] BCC with CID 2, etc.

#### **uint8\_t bcc\_drv\_config\_t::devicesCnt**

Number of BCC devices. SPI mode allows one device only, TPL mode allows up to 15 devices.

#### **bcc\_drv\_data\_t bcc\_drv\_config\_t::drvData**

Internal driver data.

#### **uint8\_t bcc\_drv\_config\_t::drvInstance**

BCC driver instance. Passed to the external functions defined by the user.

---

The documentation for this struct was generated from the following file:

- **bcc/bcc.h**

## bcc\_drv\_data\_t Struct Reference

Driver internal data.

```
#include <bcc.h>
```

### Data Fields

- `uint16_t cellMap [BCC_DEVICE_CNT_MAX]`
  - `uint8_t rcTbl [BCC_DEVICE_CNT_MAX]`
  - `uint8_t tagId [BCC_DEVICE_CNT_MAX]`
  - `uint8_t rxBuf [BCC_RX_BUF_SIZE_TPL]`
- 

### Detailed Description

Driver internal data.

Note that it is initialized in BCC\_Init function by the driver and the user mustn't change it at any time.

---

### Field Documentation

**`uint16_t bcc_drv_data_t::cellMap[BCC_DEVICE_CNT_MAX]`**

Bit map of used cells of each BCC device.

**`uint8_t bcc_drv_data_t::rcTbl[BCC_DEVICE_CNT_MAX]`**

Rolling counter index (0-4).

**`uint8_t bcc_drv_data_t::rxBuf[BCC_RX_BUF_SIZE_TPL]`**

Buffer for receiving data in TPL mode.

**`uint8_t bcc_drv_data_t::tagId[BCC_DEVICE_CNT_MAX]`**

TAG IDs of BCC devices.

---

The documentation for this struct was generated from the following file:

- `bcc/bcc.h`

# File Documentation

## bcc/bcc.c File Reference

```
#include "bcc_spi.h"
#include "bcc_tpl.h"
```

### Macros

- **#define BCC\_CM\_MC33771\_7CELLS 0x380FU**  
*Cell map for 7 cells connected to MC33771.*
- **#define BCC\_CM\_MC33772\_3CELLS 0x0023U**  
*Cell map for 3 cells connected to MC33772.*
- **#define BCC\_T\_VPWR\_READY\_MS 5U**  
*Time after VPWR connection for the IC to be ready for initialization (t\_VPWR(READY)) in [ms].*
- **#define BCC\_T\_WAKE\_T1\_US 21U**  
*CSB\_TX LOW period in CSB\_TX wake-up pulse sequence (t\_1, typ.) in [us].*
- **#define BCC\_T\_WAKE\_T2\_US 600U**  
*CSB\_TX HIGH period in CSB\_TX wake-up pulse sequence (t\_2, typ.) in [us].*
- **#define BCC\_T\_INTB\_PULSE\_DELAY\_US 100U**  
*EN LOW to HIGH transition to INTB verification pulse (t\_INTB\_PULSE\_DELAY, maximum) in [us].*
- **#define BCC\_T\_INTB\_PULSE\_US 100U**  
*INTB verification pulse duration (t\_INTB\_PULSE, typ.) in [us].*
- **#define BCC\_T\_RESETFLT\_US 100U**  
*RESET de-glitch filter (t\_RESETFLT, typ.) in [us].*

### Functions

- **bcc\_status\_t BCC\_Init (bcc\_drv\_config\_t \*const drvConfig, const uint16\_t devConf[][BCC\_INIT\_CONF\_REG\_CNT])**  
*This function initializes the Battery Cell Controller device(s), configures its registers, assigns CID and initializes internal driver data.*
- **bcc\_status\_t BCC\_VerifyCom (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**  
*This function uses No Operation command of BCC to verify communication with device specified by CID without performing any operation.*
- **bcc\_status\_t BCC\_Sleep (bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets sleep mode to all Battery Cell Controller devices.*
- **void BCC\_WakeUp (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets normal mode to all Battery Cell Controller devices.*
- **bcc\_status\_t BCC\_SoftwareReset (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**  
*This function resets BCC device using software reset. It enters reset via SPI or TPL interface.*
- **void BCC\_HardwareReset (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_TPL\_Enable (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!*
- **void BCC\_TPL\_Disable (const bcc\_drv\_config\_t \*const drvConfig)**  
*This function sets MC33664 device into sleep mode. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)**  
*This function reads a value from addressed register (or desired number of registers) of selected Battery Cell Controller device.*

- **bcc\_status\_t BCC\_Reg\_Write (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)**  
*This function writes a value to addressed register of selected Battery Cell Controller device.*
- **bcc\_status\_t BCC\_Reg\_WriteGlobal (bcc\_drv\_config\_t \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)**  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Update (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regMask, uint16\_t regVal)**  
*This function updates content of a selected register. It affects bits specified by a bit mask only.*
- **bcc\_status\_t BCC\_Meas\_StartConversion (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)**  
*This function starts ADC conversion. It sets Start of Conversion bit and new value of TAG ID in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_StartConversionGlobal (bcc\_drv\_config\_t \*const drvConfig, uint16\_t adcCfgValue)**  
*This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC\_CFG register. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Meas\_IsConverting (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool \*completed)**  
*This function checks status of conversion defined by End of Conversion bit in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_GetRawValues (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t measurements[])**  
*This function reads the measurement registers and returns raw values. Macros defined in BCC header file can be used to perform correct unit conversion.*
- **bcc\_status\_t BCC\_Fault\_GetStatus (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t status[])**  
*This function reads the status registers and returns raw values. You can use constants defined in bcc\_mc3377x.h file.*
- **bcc\_status\_t BCC\_Fault\_ClearStatus (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bcc\_fault\_status\_t statSel)**  
*This function clears selected fault status register.*
- **bcc\_status\_t BCC\_GPIO\_SetOutput (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t gpioSel, bool val)**  
*This function sets output value of one BCC GPIO pin. This function should be used only when at least one GPIO is in output mode. Resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_CB\_Enable (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool enable)**  
*This function enables or disables the cell balancing via SYS\_CFG1[CB\_DRVEN] bit.*
- **bcc\_status\_t BCC\_CB\_SetIndividual (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t cellIndex, bool enable, uint16\_t timer)**  
*This function enables or disables cell balancing for a specified cell and sets its timer.*
- **bcc\_status\_t BCC\_CB\_Pause (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool pause)**  
*This function can be used to manual pause cell balancing before on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.*
- **bcc\_status\_t BCC\_FuseMirror\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t \*const value)**  
*This function reads a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_FuseMirror\_Write (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t value)**  
*This function writes a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_GUID\_Read (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint64\_t \*const guid)**



*This function reads an unique serial number of the BCC device from the content of mirror registers.*

- **bcc\_status\_t BCC\_EEPROM\_Read** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, **uint8\_t** addr, **uint8\_t** \*const data)

*This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.*

- **bcc\_status\_t BCC\_EEPROM\_Write** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, **uint8\_t** addr, **uint8\_t** data)

*This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.*

---

## Detailed Description

Battery cell controller SW driver V1.1. Supports boards based on MC33771B and MC33772B.

This module is common for all supported models.

## bcc/bcc.h File Reference

```
#include <stdbool.h>
#include <stdint.h>
#include <stddef.h>
#include "bcc_mc3377x.h"
```

### Data Structures

- struct **bcc\_drv\_data\_t**  
*Driver internal data.*
- struct **bcc\_drv\_config\_t**  
*Driver configuration.*

### Macros

- #define **BCC\_MSG\_BIGEND**  
*Use #define BCC\_MSG\_BIGEND for big-endian format of the TX/RX SPI buffer ([0] DATA\_H, [1] DATA\_L, ..., [4] CRC). If BCC\_MSG\_BIGEND is not defined, little-endian is used ([0] CRC, ..., [3] DATA\_L, [4] DATA\_H)*
- #define **BCC\_DEVICE\_CNT\_MAX\_SPI** 1U  
*Maximal number of Battery Cell Controller devices in SPI mode.*
- #define **BCC\_DEVICE\_CNT\_MAX\_TPL** 15U  
*Maximal number of Battery Cell Controller devices in TPL mode.*
- #define **BCC\_DEVICE\_CNT\_MAX** **BCC\_DEVICE\_CNT\_MAX\_TPL**  
*Maximal number of Battery Cell Controller devices.*
- #define **BCC\_MIN\_CELLS\_MC33771** 7U  
*Minimal battery cell count connected to MC33771.*
- #define **BCC\_MAX\_CELLS\_MC33771** 14U  
*Maximal battery cell count connected to MC33771.*
- #define **BCC\_MIN\_CELLS\_MC33772** 3U  
*Minimal battery cell count connected to MC33772.*
- #define **BCC\_MAX\_CELLS\_MC33772** 6U  
*Maximal battery cell count connected to MC33772.*
- #define **BCC\_MAX\_CELLS** 14U  
*Maximal battery cell count connected to any BCC device.*
- #define **BCC\_MAX\_CELLS\_DEV**(dev) ((dev == **BCC\_DEVICE\_MC33771**) ? **BCC\_MAX\_CELLS\_MC33771** : **BCC\_MAX\_CELLS\_MC33772**)  
*Maximal battery cell count connected to MC33772.*
- #define **BCC\_IS\_CELL\_CONN**(drvConfig, cid, cellNo) ((drvConfig->drvData.cellMap[cid] - 1U) & (1U << ((cellNo) - 1U)))  
*Returns a non-zero value when desired cell (cellNo) is connected to the BCC specified by CID. Otherwise returns zero.*
- #define **BCC\_SPI\_FREQ\_MC3377x\_MAX** 4200000U  
*Maximal frequency of SPI clock in SPI mode.*
- #define **BCC\_SPI\_FREQ\_MC33664\_MIN** 1900000U  
*Minimal frequency of SPI\_TX clock in TPL mode.*
- #define **BCC\_SPI\_FREQ\_MC33664\_MAX** 2100000U  
*Maximal frequency of SPI\_TX clock in TPL mode.*
- #define **BCC\_INIT\_CONF\_REG\_CNT** 68U  
*Number of MC33771 registers configured in the initialization with user values.*
- #define **BCC\_MEAS\_CNT** 30U

Number of MC33771 measurement registers.

- **#define BCC\_STAT\_CNT 11U**  
Number of BCC status registers.
- **#define BCC\_MSG\_SIZE 5U**  
Message size in bytes.
- **#define BCC\_RX\_LIMIT\_TPL 0x7FU**  
Max. number of frames that can be read at once in TPL mode.
- **#define BCC\_RX\_BUF\_SIZE\_TPL (BCC\_MSG\_SIZE \* (BCC\_RX\_LIMIT\_TPL + 1U))**  
Size of buffer that is used for receiving via SPI in TPL mode.
- **#define BCC\_GPIO\_INPUT\_CNT 7U**  
Number of GPIO/temperature sensor inputs.
- **#define BCC\_GET\_ISENSE\_VOLT(iSense1, iSense2) ((BCC\_GET\_ISENSE\_RAW\_SIGN(BCC\_GET\_ISENSE\_RAW(iSense1, iSense2)) \* 6) / 10)**  
Calculates ISENSE value in [uV]. Resolution is 0.6 uV/LSB. Result is int32\_t type. Note: Vind (Differential Input Voltage Range) is min. -150 mV and max. 150 mV (see datasheet).
- **#define BCC\_GET\_ISENSE\_AMP(rShunt, iSense1, iSense2)**  
This macro calculates ISENSE value in [mA]. Resolution is (600/R\_SHUNT) mA/LSB (V2Res / Rshunt = 1000 \* 0.6 uV / rShunt uOhm).
- **#define BCC\_GET\_STACK\_VOLT(reg) ((uint32\_t)BCC\_GET\_MEAS\_RAW(reg) \* 24414U / 10U)**  
This macro converts value of the MEAS\_STACK register to [uV]. Resolution is 2.4414 mV/LSB. Result is in range 0 - 80 000 000 uV.
- **#define BCC\_GET\_VOLT(reg) (((uint32\_t)BCC\_GET\_MEAS\_RAW(reg) \* 15259U) / 100U)**  
Converts value of a register to [uV]. Resolution is 152.59 uV/LSB. Result is in range 0 - 5 000 000 uV. This macro is intended for the following registers: MEAS\_CELLx, MEAS\_ANx, MEAS\_IC\_TEMP, MEAS\_VBG\_DIAG\_ADC1A and MEAS\_VBG\_DIAG\_ADC1B.
- **#define BCC\_GET\_IC\_TEMP(reg) (((int32\_t)(BCC\_GET\_MEAS\_RAW(reg))) \* 32 - 273150) / 100)**  
Converts value of the MEAS\_IC\_TEMP register to degrees Celsius. Resolution is 0.032 Kelvin/LSB.
- **#define BCC\_IS\_IN\_RANGE(val, min, max) (((val) >= (min)) && ((val) <= (max)))**

## Enumerations

- enum **bcc\_status\_t** { **BCC\_STATUS\_SUCCESS** = 0U, **BCC\_STATUS\_SPI\_INIT** = 1U, **BCC\_STATUS\_SPI\_BUSY** = 2U, **BCC\_STATUS\_PARAM\_RANGE** = 4U, **BCC\_STATUS\_CRC** = 5U, **BCC\_STATUS\_COM\_TAG\_ID** = 6U, **BCC\_STATUS\_COM\_RC** = 7U, **BCC\_STATUS\_COM\_TIMEOUT** = 8U, **BCC\_STATUS\_DIAG\_FAIL** = 9U, **BCC\_STATUS\_EEPROM\_ERROR** = 10U, **BCC\_STATUS\_EEPROM\_PRESENT** = 11U, **BCC\_STATUS\_NULL\_RESP** = 12U }
- Error codes. enum **bcc\_cid\_t** { **BCC\_CID\_UNASSIG** = 0U, **BCC\_CID\_DEV1** = 1U, **BCC\_CID\_DEV2** = 2U, **BCC\_CID\_DEV3** = 3U, **BCC\_CID\_DEV4** = 4U, **BCC\_CID\_DEV5** = 5U, **BCC\_CID\_DEV6** = 6U, **BCC\_CID\_DEV7** = 7U, **BCC\_CID\_DEV8** = 8U, **BCC\_CID\_DEV9** = 9U, **BCC\_CID\_DEV10** = 10U, **BCC\_CID\_DEV11** = 11U, **BCC\_CID\_DEV12** = 12U, **BCC\_CID\_DEV13** = 13U, **BCC\_CID\_DEV14** = 14U, **BCC\_CID\_DEV15** = 15U }
- Cluster Identification Address. enum **bcc\_mode\_t** { **BCC\_MODE\_SPI** = 0U, **BCC\_MODE\_TPL** = 1U }
- BCC communication mode. enum **bcc\_device\_t** { **BCC\_DEVICE\_MC33771** = 0U, **BCC\_DEVICE\_MC33772** = 1U }
- BCC device. enum **bcc\_measurements\_t** { **BCC\_MSR\_CC\_NB\_SAMPLES** = 0U, **BCC\_MSR\_COULOMB\_CNT1** = 1U, **BCC\_MSR\_COULOMB\_CNT2** = 2U, **BCC\_MSR\_ISENSE1** = 3U, **BCC\_MSR\_ISENSE2** = 4U, **BCC\_MSR\_STACK\_VOLT** = 5U, **BCC\_MSR\_CELL\_VOLT14** = 6U, **BCC\_MSR\_CELL\_VOLT13** = 7U, **BCC\_MSR\_CELL\_VOLT12** = 8U, **BCC\_MSR\_CELL\_VOLT11** = 9U,

BCC\_MSR\_CELL\_VOLT10 = 10U, BCC\_MSR\_CELL\_VOLT9 = 11U,  
 BCC\_MSR\_CELL\_VOLT8 = 12U, BCC\_MSR\_CELL\_VOLT7 = 13U,  
 BCC\_MSR\_CELL\_VOLT6 = 14U, BCC\_MSR\_CELL\_VOLT5 = 15U,  
 BCC\_MSR\_CELL\_VOLT4 = 16U, BCC\_MSR\_CELL\_VOLT3 = 17U,  
 BCC\_MSR\_CELL\_VOLT2 = 18U, BCC\_MSR\_CELL\_VOLT1 = 19U, BCC\_MSR\_AN6 =  
 20U, BCC\_MSR\_AN5 = 21U, BCC\_MSR\_AN4 = 22U, BCC\_MSR\_AN3 = 23U,  
 BCC\_MSR\_AN2 = 24U, BCC\_MSR\_AN1 = 25U, BCC\_MSR\_AN0 = 26U,  
 BCC\_MSR\_ICTEMP = 27U, BCC\_MSR\_VBGADC1A = 28U, BCC\_MSR\_VBGADC1B =  
 29U }

- *Measurements provided by Battery Cell Controller.* enum **bcc\_fault\_status\_t**  
 { BCC\_FS\_CELL\_OV = 0U, BCC\_FS\_CELL\_UV = 1U, BCC\_FS\_CB\_OPEN = 2U,  
 BCC\_FS\_CB\_SHORT = 3U, BCC\_FS\_GPIO\_STATUS = 4U, BCC\_FS\_AN\_OT\_UT = 5U,  
 BCC\_FS\_GPIO\_SHORT = 6U, BCC\_FS\_COMM = 7U, BCC\_FS\_FAULT1 = 8U,  
 BCC\_FS\_FAULT2 = 9U, BCC\_FS\_FAULT3 = 10U }

### **Status provided by Battery Cell Controller. Functions**

- **bcc\_status\_t BCC\_Init** (**bcc\_drv\_config\_t** \*const drvConfig, const uint16\_t devConf[][BCC\_INIT\_CONF\_REG\_CNT])  
*This function initializes the Battery Cell Controller device(s), configures its registers, assigns CID and initializes internal driver data.*
- **bcc\_status\_t BCC\_VerifyCom** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function uses No Operation command of BCC to verify communication with device specified by CID without performing any operation.*
- **bcc\_status\_t BCC\_Sleep** (**bcc\_drv\_config\_t** \*const drvConfig)  
*This function sets sleep mode to all Battery Cell Controller devices.*
- **void BCC\_WakeUp** (const **bcc\_drv\_config\_t** \*const drvConfig)  
*This function sets normal mode to all Battery Cell Controller devices.*
- **bcc\_status\_t BCC\_SoftwareReset** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function resets BCC device using software reset. It enters reset via SPI or TPL interface.*
- **void BCC\_HardwareReset** (const **bcc\_drv\_config\_t** \*const drvConfig)  
*This function resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_TPL\_Enable** (const **bcc\_drv\_config\_t** \*const drvConfig)  
*This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!*
- **void BCC\_TPL\_Disable** (const **bcc\_drv\_config\_t** \*const drvConfig)  
*This function sets MC33664 device into sleep mode. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Read** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register (or desired number of registers) of selected Battery Cell Controller device.*
- **bcc\_status\_t BCC\_Reg\_Write** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device.*
- **bcc\_status\_t BCC\_Reg\_WriteGlobal** (**bcc\_drv\_config\_t** \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!*
- **bcc\_status\_t BCC\_Reg\_Update** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regMask, uint16\_t regVal)  
*This function updates content of a selected register. It affects bits specified by a bit mask only.*
- **bcc\_status\_t BCC\_Meas\_StartConversion** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function starts ADC conversion. It sets Start of Conversion bit and new value of TAG ID in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_StartConversionGlobal** (**bcc\_drv\_config\_t** \*const drvConfig, uint16\_t adcCfgValue)

*This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC\_CFG register. Intended for TPL mode only!*

- **bcc\_status\_t BCC\_Meas\_IsConverting** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool \*completed)  
*This function checks status of conversion defined by End of Conversion bit in ADC\_CFG register.*
- **bcc\_status\_t BCC\_Meas\_GetRawValues** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t measurements[])  
*This function reads the measurement registers and returns raw values. Macros defined in BCC header file can be used to perform correct unit conversion.*
- **bcc\_status\_t BCC\_Fault\_GetStatus** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint16\_t status[])  
*This function reads the status registers and returns raw values. You can use constants defined in bcc\_mc3377x.h file.*
- **bcc\_status\_t BCC\_Fault\_ClearStatus** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bcc\_fault\_status\_t statSel)  
*This function clears selected fault status register.*
- **bcc\_status\_t BCC\_GPIO\_SetOutput** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t gpioSel, bool val)  
*This function sets output value of one BCC GPIO pin. This function should be used only when at least one GPIO is in output mode. Resets BCC device using GPIO pin.*
- **bcc\_status\_t BCC\_CB\_Enable** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool enable)  
*This function enables or disables the cell balancing via SYS\_CFG1[CB\_DRVEN] bit.*
- **bcc\_status\_t BCC\_CB\_SetIndividual** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t cellIndex, bool enable, uint16\_t timer)  
*This function enables or disables cell balancing for a specified cell and sets its timer.*
- **bcc\_status\_t BCC\_CB\_Pause** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, bool pause)  
*This function can be used to manual pause cell balancing before on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.*
- **bcc\_status\_t BCC\_FuseMirror\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t \*const value)  
*This function reads a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_FuseMirror\_Write** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t fuseAddr, uint16\_t value)  
*This function writes a fuse mirror register of a BCC device specified by CID.*
- **bcc\_status\_t BCC\_GUID\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint64\_t \*const guid)  
*This function reads an unique serial number of the BCC device from the content of mirror registers.*
- **bcc\_status\_t BCC\_EEPROM\_Read** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t addr, uint8\_t \*const data)  
*This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.*
- **bcc\_status\_t BCC\_EEPROM\_Write** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t addr, uint8\_t data)  
*This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.*
- **void BCC\_MCU\_WaitMs** (uint16\_t delay)  
*Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.*
- **void BCC\_MCU\_WaitUs** (uint32\_t delay)

*Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.*

- **void BCC\_MCU\_Assert** (bool x)  
*User implementation of assert.*
- **bcc\_status\_t BCC\_MCU\_TransferSpi** (uint8\_t drvInstance, uint8\_t transBuf[], uint8\_t recvBuf[])  
*This function performs one 40b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.*
- **bcc\_status\_t BCC\_MCU\_TransferTpl** (uint8\_t drvInstance, uint8\_t transBuf[], uint8\_t recvBuf[], uint16\_t recvTrCnt)  
*This function sends and receives data via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.*
- **void BCC\_MCU\_WriteCsbPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the CSB pin (or CSB\_TX in case of TPL mode). This function needs to be implemented by the user.*
- **void BCC\_MCU\_WriteRstPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the RST pin. This function needs to be implemented by the user. If no RST pin is used, keep the function body empty.*
- **void BCC\_MCU\_WriteEnPin** (uint8\_t drvInstance, uint8\_t value)  
*Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL and it needs to be implemented by the user.*
- **uint32\_t BCC\_MCU\_ReadIntbPin** (uint8\_t drvInstance)  
*Reads logic value of INTB pin of MC33664. This function is called in the TPL mode only and it needs to be implemented by the user.*

---

## Detailed Description

Battery cell controller SW driver V1.1. Supports boards based on MC33771B and MC33772B.

This module is common for all supported models.

---

## Macro Definition Documentation

**#define BCC\_GET\_IC\_TEMP( reg) (((int32\_t)(BCC\_GET\_MEAS\_RAW(reg))) \* 32 - 273150) / 100)**

Converts value of the MEAS\_IC\_TEMP register to degrees Celsius. Resolution is 0.032 Kelvin/LSB.

### Parameters:

<i>reg</i>	Value of the MEAS_IC_TEMP register.
------------	-------------------------------------

### Returns:

Converted value in [deg C] multiplied by 10 (i.e. resolution of 0.1 deg C).

**#define BCC\_GET\_ISENSE\_AMP( rShunt, iSense1, iSense2)**

```
Value: ( \
    (BCC_GET_ISENSE_RAW_SIGN(BCC_GET_ISENSE_RAW(iSense1, iSense2)) * 600) /
    (int32_t) (rShunt)
)
```

This macro calculates ISENSE value in [mA]. Resolution is (600/R\_SHUNT) mA/LSB (V2Res / Rshunt = 1000 \* 0.6 uV / rShunt uOhm).

**Parameters:**

<i>rShunt</i>	Resistance of Shunt resistor in [uOhm].
<i>iSense1</i>	Content of register MEAS_ISENSE1.
<i>iSense2</i>	Content of register MEAS_ISENSE2.

**Returns:**

ISENSE current in [mA].

```
#define BCC_GET_ISENSE_VOLT( iSense1,  
iSense2) ((BCC_GET_ISENSE_RAW_SIGN(BCC_GET_ISENSE_RAW(iSense1,  
iSense2)) * 6) / 10)
```

Calculates ISENSE value in [uV]. Resolution is 0.6 uV/LSB. Result is int32\_t type. Note: Vind (Differential Input Voltage Range) is min. -150 mV and max. 150 mV (see datasheet).

**Parameters:**

<i>iSense1</i>	Content of register MEAS_ISENSE1.
<i>iSense2</i>	Content of register MEAS_ISENSE2.

**Returns:**

ISENSE voltage in [uV].

```
#define BCC_GET_STACK_VOLT( reg) (((uint32_t)BCC_GET_MEAS_RAW(reg) *  
24414U / 10U)
```

This macro converts value of the MEAS\_STACK register to [uV]. Resolution is 2.4414 mV/LSB. Result is in range 0 - 80 000 000 uV.

**Parameters:**

<i>reg</i>	Value of the MEAS_STACK register.
------------	-----------------------------------

**Returns:**

Converted value in [uV].

```
#define BCC_GET_VOLT( reg) (((uint32_t)BCC_GET_MEAS_RAW(reg) * 15259U) /  
100U)
```

Converts value of a register to [uV]. Resolution is 152.59 uV/LSB. Result is in range 0 - 5 000 000 uV. This macro is intended for the following registers: MEAS\_CELLx, MEAS\_ANx, MEAS\_IC\_TEMP, MEAS\_VBG\_DIAG\_ADC1A and MEAS\_VBG\_DIAG\_ADC1B.

**Parameters:**

<i>reg</i>	Value of a measurement register.
------------	----------------------------------

**Returns:**

Converted value in [uV].

```
#define BCC_INIT_CONF_REG_CNT 68U
```

Number of MC33771 registers configured in the initialization with user values.

Note that the number of configured registers of MC33772 is 52 only. See BCC\_INIT\_CONF\_REG\_ADDR in **bcc.c** for more details.

```
#define BCC_IS_CELL_CONN( drvConfig, cid,  
cellNo) ((drvConfig->drvData.cellMap[(cid) - 1U] & (1U << ((cellNo) - 1U)))
```

Returns a non-zero value when desired cell (cellNo) is connected to the BCC specified by CID.  
Otherwise returns zero.

**Parameters:**

<i>drvConfig</i>	Pointer to driver instance configuration.
<i>cid</i>	Cluster Identification Address.
<i>cellNo</i>	Number of a cell (range is {1, ..., 14} for MC33771 and {1, ..., 6} for MC33772).

**Returns:**

Non-zero value if cell is connected, zero otherwise.

```
#define BCC_IS_IN_RANGE( val, min, max) (((val) >= (min)) && ((val) <= (max)))
```

Returns true if value VAL is in the range defined by MIN and MAX values (range includes the border values).

**Parameters:**

<i>val</i>	Comparison value.
<i>min</i>	Minimal value of the range.
<i>max</i>	Maximal value of the range.

**Returns:**

True if value is in the range. False otherwise.

```
#define BCC_MAX_CELLS_DEV( dev) ((dev == BCC_DEVICE_MC33771) ?  
BCC_MAX_CELLS_MC33771 : BCC_MAX_CELLS_MC33772)
```

Maximal battery cell count connected to MC33772.

**Parameters:**

<i>dev</i>	BCC device type.
------------	------------------

```
#define BCC_MEAS_CNT 30U
```

Number of MC33771 measurement registers.

Note MC33772 contains 22 measurement registers. For compliance with bcc\_measurements\_t indexes, BCC\_Meas\_GetRawValues function requires 30 x uint16\_t array for both BCC devices.



## bcc/bcc\_communication.c File Reference

```
#include "bcc_communication.h"
```

### Macros

- **#define BCC\_CRC\_TBL\_SIZE** 256U  
*Size of CRC table.*
- **#define BCC\_HAS\_TAG\_ID\_MC33771**(regAddr)  
*This macro determines format of a MC33771 frame with use of register address. Following registers only use TAG ID (reading): SYS\_DIAG (5), FAULT1\_STATUS (24), FAULT2\_STATUS (25), FAULT3\_STATUS (26) and from CC\_NB\_SAMPLES (2D) to MEAS\_VBG\_DIAG\_ADC1B (4A).*
- **#define BCC\_HAS\_TAG\_ID\_MC33772**(regAddr)  
*This macro determines format of a MC33772 frame with use of register address. Following registers only use TAG ID (reading): SYS\_DIAG (5), FAULT1\_STATUS (24), FAULT2\_STATUS (25), FAULT3\_STATUS (26), from CC\_NB\_SAMPLES (2D) to MEAS\_STACK (32) and from MEAS\_CELL7 (3A) to MEAS\_VBG\_DIAG\_ADC1B (4A).*

### Functions

- **void BCC\_PackFrame** (uint16\_t data, uint8\_t addr, bcc\_cid\_t cid, uint8\_t cmd, uint8\_t frame[])  
*This function packs all the parameters into a frame according to the BCC frame format (see BCC datasheet).*
- **bcc\_status\_t BCC\_CheckCRC** (const uint8\_t \*resp)  
*This function calculates CRC of a received frame and compares it with CRC field of the frame.*
- **bcc\_status\_t BCC\_CheckRcTagId** (bcc\_device\_t devType, const uint8\_t \*resp, uint8\_t rc, uint8\_t tagId)  
*This function checks value of the Command field of a frame.*

---

## Detailed Description

This file implements functions for SPI communication of BCC driver used in both SPI and TPL mode.

---

## Macro Definition Documentation

### #define BCC\_HAS\_TAG\_ID\_MC33771( regAddr)

```
Value: (((regAddr) == BCC_REG_SYS_DIAG_ADDR) || \
        ((regAddr) == BCC_REG_FAULT1_STATUS_ADDR) || \
        ((regAddr) == BCC_REG_FAULT2_STATUS_ADDR) || \
        ((regAddr) == BCC_REG_FAULT3_STATUS_ADDR) || \
        (((regAddr) >= BCC_REG_CC_NB_SAMPLES_ADDR) && \
         ((regAddr) <= BCC_REG_MEAS_VBG_DIAG_ADC1B_ADDR)) \
        )
```

This macro determines format of a MC33771 frame with use of register address. Following registers only use TAG ID (reading): SYS\_DIAG (5), FAULT1\_STATUS (24), FAULT2\_STATUS (25), FAULT3\_STATUS (26) and from CC\_NB\_SAMPLES (2D) to MEAS\_VBG\_DIAG\_ADC1B (4A).

### Parameters:

<i>regAddr</i>	Address of a register (typically extracted from received frame).
----------------	------------------------------------------------------------------

### Returns:

True if format of frame with selected register address use TAG ID, false otherwise.

### **#define BCC\_HAS\_TAG\_ID\_MC33772( regAddr)**

```
Value: (((regAddr) == BCC_REG_SYS_DIAG_ADDR) || \
  ((regAddr) == BCC_REG_FAULT1_STATUS_ADDR) || \
  ((regAddr) == BCC_REG_FAULT2_STATUS_ADDR) || \
  ((regAddr) == BCC_REG_FAULT3_STATUS_ADDR) || \
  (((regAddr) >= BCC_REG_CC_NB_SAMPLES_ADDR) && \
  ((regAddr) <= BCC_REG_MEAS_STACK_ADDR)) || \
  (((regAddr) >= BCC_REG_MEAS_CELLX_ADDR_MC33772_START) && \
  ((regAddr) <= BCC_REG_MEAS_VBG_DIAG_ADC1B_ADDR)) \
)
```

This macro determines format of a MC33772 frame with use of register address. Following registers only use TAG ID (reading): SYS\_DIAG (5), FAULT1\_STATUS (24), FAULT2\_STATUS (25), FAULT3\_STATUS (26), from CC\_NB\_SAMPLES (2D) to MEAS\_STACK (32) and from MEAS\_CELL7 (3A) to MEAS\_VBG\_DIAG\_ADC1B (4A).

### **Parameters:**

<i>regAddr</i>	Address of a register (typically extracted from received frame).
----------------	------------------------------------------------------------------

### **Returns:**

True if format of frame with selected register address use TAG ID, false otherwise.

## bcc/bcc\_communication.h File Reference

#include "bcc.h"

### Macros

- #define **BCC\_MSG\_IDX\_DATA\_H** 0U  
*Index to memory data field of SPI frame (higher byte).*
- #define **BCC\_MSG\_IDX\_DATA\_L** 1U  
*Index to memory data field of SPI frame (lower byte).*
- #define **BCC\_MSG\_IDX\_ADDR** 2U  
*Index to memory address field of SPI frame.*
- #define **BCC\_MSG\_IDX\_CID\_CMD** 3U  
*Index to physical address (CID) and command fields of SPI frame.*
- #define **BCC\_MSG\_IDX\_CRC** 4U  
*Index to CRC field of SPI frame.*
- #define **BCC\_CMD\_NOOP** 0x00U  
*No operation command.*
- #define **BCC\_CMD\_READ** 0x01U  
*Read command.*
- #define **BCC\_CMD\_WRITE** 0x02U  
*Write command.*
- #define **BCC\_CMD\_GLOB\_WRITE** 0x03U  
*Global write command.*
- #define **BCC\_GET\_MSG\_DATA**(msg)  
*Returns Memory Data field from a frame.*
- #define **BCC\_MSG\_ADDR\_MASK** 0x7FU  
*Mask for memory address field of frame.*
- #define **BCC\_MSG\_RC\_MASK** 0x0CU  
*Mask for RC field of frame.*
- #define **BCC\_MSG\_TAGID\_MASK** 0x0FU  
*Mask for TAG ID field of frame.*
- #define **BCC\_GET\_RC**(binVal) (((binVal) >> 1) ^ (binVal)) << 2)  
*Converts binary value to Gray code used for Rolling Counter. It is a 2-bit Gray code. Final value is shifted left by 2 bits.*
- #define **BCC\_INC\_RC\_IDX**(rcIdx) (((rcIdx) + 1U) & 0x03U)  
*Increments rcIdx value and executes modulo 4.*

### Functions

- void **BCC\_PackFrame** (uint16\_t data, uint8\_t addr, **bcc\_cid\_t** cid, uint8\_t cmd, uint8\_t frame[])  
*This function packs all the parameters into a frame according to the BCC frame format (see BCC datasheet).*
- **bcc\_status\_t** **BCC\_CheckCRC** (const uint8\_t \*resp)  
*This function calculates CRC of a received frame and compares it with CRC field of the frame.*
- **bcc\_status\_t** **BCC\_CheckRcTagId** (**bcc\_device\_t** devType, const uint8\_t \*resp, uint8\_t rc, uint8\_t tagId)  
*This function checks value of the Command field of a frame.*

## Detailed Description

This file provides access to the functions used for SPI communication of BCC driver in both SPI and TPL mode.

---

## Macro Definition Documentation

**#define BCC\_CMD\_NOOP 0x00U**

No operation command.

BCC Commands.

**#define BCC\_GET\_MSG\_DATA( msg)**

**Value:** (((uint16\_t)\*(msg) + BCC\_MSG\_IDX\_DATA\_H) << 8U) | \n (uint16\_t)\*(msg) + BCC\_MSG\_IDX\_DATA\_L)

Returns Memory Data field from a frame.

### Parameters:

<i>msg</i>	Pointer to the frame.
------------	-----------------------

### Returns:

Memory data field.

**#define BCC\_GET\_RC( binVal) (((binVal) >> 1) ^ (binVal)) << 2)**

Converts binary value to Gray code used for Rolling Counter. It is a 2-bit Gray code. Final value is shifted left by 2 bits.

### Parameters:

<i>binVal</i>	Binary value to be converted.
---------------	-------------------------------

### Returns:

Converted value shifted left by 2 bits.

**#define BCC\_INC\_RC\_IDX( rcIdx) (((rcIdx) + 1U) & 0x03U)**

Increments rcIdx value and executes modulo 4.

### Parameters:

<i>rcIdx</i>	Index to be incremented.
--------------	--------------------------

### Returns:

Incremented rcIdx value.

**#define BCC\_MSG\_IDX\_DATA\_H 0U**

Index to memory data field of SPI frame (higher byte).

SPI Frame.

## bcc/bcc\_mc3377x.h File Reference

### Macros

- `#define BCC_REG_SET_BIT_VALUE(reg, mask) ((reg) | (mask))`
- `#define BCC_REG_UNSET_BIT_VALUE(reg, mask) ((reg) & ~(mask))`
- `#define BCC_REG_GET_BIT_VALUE(reg, mask, shift) (((reg) & (mask)) >> (shift))`
- `#define BCC_REG_SET_BITS_VALUE(reg, mask, shift, val, range) (((reg) & ~(mask)) | (((val) & (range)) << (shift)))`
- `#define BCC_REG_GET_BITS_VALUE(reg, mask, shift) (((reg) & (mask)) >> (shift))`
- `#define BCC_MAX_REG_ADDR 0x7FU`
- `#define BCC_MAX_FUSE_ADDR 0x1FU`
- `#define BCC_MAX_EEPROM_ADDR 0x7FU`
- `#define BCC_REG_INIT_ADDR 0x01U`
- `#define BCC_REG_INIT_DEFAULT 0x0000U`
- `#define BCC_RW_CID_MASK 0x000FU`
- `#define BCC_RW_BUS_SW_MASK 0x0010U`
- `#define BCC_RW_RTERM_MASK 0x0020U`
- `#define BCC_RW_CID_SHIFT 0x00U`
- `#define BCC_RW_BUS_SW_SHIFT 0x04U`
- `#define BCC_RW_RTERM_SHIFT 0x05U`
- `#define BCC_BUS_SWITCH_DISABLED (0x00U << BCC_RW_BUS_SW_SHIFT)`
- `#define BCC_BUS_SWITCH_ENABLED (0x01U << BCC_RW_BUS_SW_SHIFT)`
- `#define BCC_RTERM_COMM_SW (0x00U << BCC_RW_RTERM_SHIFT) /* Depends on the status of the communication switch. */`
- `#define BCC_RTERM_CONNECTED (0x01U << BCC_RW_RTERM_SHIFT) /* Connected regardless of the bus switch status. */`
- `#define BCC_SET_CID(reg, cid) BCC_REG_SET_BITS_VALUE(reg, BCC_RW_CID_MASK, BCC_RW_CID_SHIFT, cid, 0x0FU)`
- `#define BCC_REG_SYS_CFG_GLOBAL_ADDR 0x02U`
- `#define BCC_REG_SYS_CFG_GLOBAL_DEFAULT 0x0000U`
- `#define BCC_W_GO2SLEEP_MASK 0x0001U`
- `#define BCC_W_GO2SLEEP_SHIFT 0x00U`
- `#define BCC_GO2SLEEP_DISABLED (0x00U << BCC_W_GO2SLEEP_SHIFT)`
- `#define BCC_GO2SLEEP_ENABLED (0x01U << BCC_W_GO2SLEEP_SHIFT)`
- `#define BCC_REG_SYS_CFG1_ADDR 0x03U`
- `#define BCC_REG_SYS_CFG1_DEFAULT 0x9001U`
- `#define BCC_RW_WAVE_DC_MASK 0x0006U`
- `#define BCC_RW_FAULT_WAVE_MASK 0x0008U`
- `#define BCC_W_SOFT_RST_MASK 0x0010U`
- `#define BCC_RW_CB_MANUAL_PAUSE_MASK 0x0020U`
- `#define BCC_W_GO2DIAG_MASK 0x0040U`
- `#define BCC_R_DIAG_ST_MASK 0x0040U`
- `#define BCC_RW_CB_DRVEN_MASK 0x0080U`
- `#define BCC_RW_CB_AUTO_PAUSE_MASK 0x0100U`
- `#define BCC_RW_I_MEAS_EN_MASK 0x0200U`
- `#define BCC_RW_DIAG_TIMEOUT_MASK 0x1C00U`
- `#define BCC_RW_CYCLIC_TIMER_MASK 0xE000U`
- `#define BCC_RW_WAVE_DC_SHIFT 0x01U`
- `#define BCC_RW_FAULT_WAVE_SHIFT 0x03U`
- `#define BCC_W_SOFT_RST_SHIFT 0x04U`
- `#define BCC_RW_CB_MANUAL_PAUSE_SHIFT 0x05U`
- `#define BCC_W_GO2DIAG_SHIFT 0x06U`
- `#define BCC_R_DIAG_ST_SHIFT 0x06U`
- `#define BCC_RW_CB_DRVEN_SHIFT 0x07U`
- `#define BCC_RW_CB_AUTO_PAUSE_SHIFT 0x08U`

- **#define BCC\_RW\_I\_MEAS\_EN\_SHIFT** 0x09U
- **#define BCC\_RW\_DIAG\_TIMEOUT\_SHIFT** 0x0AU
- **#define BCC\_RW\_CYCLIC\_TIMER\_SHIFT** 0x0DU
- **#define BCC\_WAVE\_DC\_500US** (0x00U << BCC\_RW\_WAVE\_DC\_SHIFT)
- **#define BCC\_WAVE\_DC\_1MS** (0x01U << BCC\_RW\_WAVE\_DC\_SHIFT)
- **#define BCC\_WAVE\_DC\_10MS** (0x02U << BCC\_RW\_WAVE\_DC\_SHIFT)
- **#define BCC\_WAVE\_DC\_100MS** (0x03U << BCC\_RW\_WAVE\_DC\_SHIFT)
- **#define BCC\_FAULT\_WAVE\_DISABLED** (0x00U << BCC\_RW\_FAULT\_WAVE\_SHIFT)
- **#define BCC\_FAULT\_WAVE\_ENABLED** (0x01U << BCC\_RW\_FAULT\_WAVE\_SHIFT)
- **#define BCC\_SW\_RESET\_DISABLED** (0x00U << BCC\_W\_SOFT\_RST\_SHIFT)
- **#define BCC\_SW\_RESET\_ENABLED** (0x01U << BCC\_W\_SOFT\_RST\_SHIFT)
- **#define BCC\_CB\_MAN\_PAUSE\_DISABLED** (0x00U << BCC\_RW\_CB\_MANUAL\_PAUSE\_SHIFT)
- **#define BCC\_CB\_MAN\_PAUSE\_ENABLED** (0x01U << BCC\_RW\_CB\_MANUAL\_PAUSE\_SHIFT)
- **#define BCC\_DIAG\_MODE\_DISABLED** (0x00U << BCC\_W\_GO2DIAG\_SHIFT)
- **#define BCC\_DIAG\_MODE\_ENABLED** (0x01U << BCC\_W\_GO2DIAG\_SHIFT)
- **#define BCC\_CB\_DRV\_DISABLED** (0x00U << BCC\_RW\_CB\_DRVEN\_SHIFT)
- **#define BCC\_CB\_DRV\_ENABLED** (0x01U << BCC\_RW\_CB\_DRVEN\_SHIFT)
- **#define BCC\_CB\_AUTO\_PAUSE\_DISABLED** (0x00U << BCC\_RW\_CB\_AUTO\_PAUSE\_SHIFT)
- **#define BCC\_CB\_AUTO\_PAUSE\_ENABLED** (0x01U << BCC\_RW\_CB\_AUTO\_PAUSE\_SHIFT)
- **#define BCC\_I\_MEAS\_DISABLED** (0x00U << BCC\_RW\_I\_MEAS\_EN\_SHIFT)
- **#define BCC\_I\_MEAS\_ENABLED** (0x01U << BCC\_RW\_I\_MEAS\_EN\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_NO\_TIMER** (0x00U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_0\_05S** (0x01U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_0\_1S** (0x02U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_0\_2S** (0x03U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_1S** (0x04U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_2S** (0x05U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_4S** (0x06U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_DIAG\_TIMEOUT\_8S** (0x07U << BCC\_RW\_DIAG\_TIMEOUT\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_DISABLED** (0x00U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_CONTINOUS** (0x01U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_0\_1S** (0x02U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_0\_2S** (0x03U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_1S** (0x04U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_2S** (0x05U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_4S** (0x06U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_CYCLIC\_TIMER\_8S** (0x07U << BCC\_RW\_CYCLIC\_TIMER\_SHIFT)
- **#define BCC\_REG\_SYS\_CFG2\_ADDR** 0x04U
- **#define BCC\_REG\_SYS\_CFG2\_DEFAULT** 0x0334U
- **#define BCC\_RW\_HAMM\_ENCOD\_MASK** 0x0001U
- **#define BCC\_RW\_NUMB\_ODD\_MASK** 0x0002U
- **#define BCC\_R\_VPRE\_UV\_MASK** 0x0004U
- **#define BCC\_RW\_TIMEOUT\_COMM\_MASK** 0x0030U
- **#define BCC\_RW\_FLT\_RST\_CFG\_MASK** 0x03C0U
- **#define BCC\_R\_PREVIOUS\_STATE\_MASK** 0x1C00U
- **#define BCC\_RW\_HAMM\_ENCOD\_SHIFT** 0x00U
- **#define BCC\_RW\_NUMB\_ODD\_SHIFT** 0x01U
- **#define BCC\_R\_VPRE\_UV\_SHIFT** 0x02U
- **#define BCC\_RW\_TIMEOUT\_COMM\_SHIFT** 0x04U
- **#define BCC\_RW\_FLT\_RST\_CFG\_SHIFT** 0x06U

- #define **BCC\_R\_PREVIOUS\_STATE\_SHIFT** 0x0AU
- #define **BCC\_HAMM\_ENCOD\_DECODE** (0x00U << BCC\_RW\_HAMM\_ENCOD\_SHIFT)
- #define **BCC\_HAMM\_ENCOD\_ENCODE** (0x01U << BCC\_RW\_HAMM\_ENCOD\_SHIFT)
- #define **BCC\_EVEN\_CELLS** (0x00U << BCC\_RW\_NUMB\_ODD\_SHIFT)
- #define **BCC\_ODD\_CELLS** (0x01U << BCC\_RW\_NUMB\_ODD\_SHIFT)
- #define **BCC\_VPRE\_UV\_NO\_UNDERVOLTAGE** (0x00U << BCC\_R\_VPRE\_UV\_SHIFT)
- #define **BCC\_VPRE\_UV\_DETECTED** (0x01U << BCC\_R\_VPRE\_UV\_SHIFT)
- #define **BCC\_TIMEOUT\_COMM\_32MS** (0x00U << BCC\_RW\_TIMEOUT\_COMM\_SHIFT)
- #define **BCC\_TIMEOUT\_COMM\_64MS** (0x01U << BCC\_RW\_TIMEOUT\_COMM\_SHIFT)
- #define **BCC\_TIMEOUT\_COMM\_128MS** (0x02U << BCC\_RW\_TIMEOUT\_COMM\_SHIFT)
- #define **BCC\_TIMEOUT\_COMM\_256MS** (0x03U << BCC\_RW\_TIMEOUT\_COMM\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_RESET\_DIS** (0x03U << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_OSC\_MON** (0x05U << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_OSC** (0x06U << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_COM** (0x09U << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_COM\_OSC\_MON** (0x0AU << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_FLT\_RST\_CFG\_COM\_OSC** (0x0CU << BCC\_RW\_FLT\_RST\_CFG\_SHIFT)
- #define **BCC\_REG\_SYS\_DIAG\_ADDR** 0x05U
- #define **BCC\_REG\_SYS\_DIAG\_DEFAULT** 0x0000U
- #define **BCC\_RW\_CB\_OL\_EVEN\_MASK** 0x0001U
- #define **BCC\_RW\_CB\_OL\_ODD\_MASK** 0x0002U
- #define **BCC\_RW\_CT\_OL\_EVEN\_MASK** 0x0004U
- #define **BCC\_RW\_CT\_OL\_ODD\_MASK** 0x0008U
- #define **BCC\_RW\_CT\_OV\_UV\_MASK** 0x0010U
- #define **BCC\_RW\_CT\_LEAK\_DIAG\_MASK** 0x0020U
- #define **BCC\_RW\_POLARITY\_MASK** 0x0040U
- #define **BCC\_RW\_DA\_DIAG\_MASK** 0x0080U
- #define **BCC\_RW\_ANX\_TEMP\_DIAG\_MASK** 0x0100U
- #define **BCC\_RW\_ANX\_OLDIAG\_MASK** 0x0200U
- #define **BCC\_RW\_ISENSE\_OL\_DIAG\_MASK** 0x0400U
- #define **BCC\_RW\_I\_MUX\_MASK** 0x1800U
- #define **BCC\_RW\_FAULT\_DIAG\_MASK** 0x8000U
- #define **BCC\_RW\_CB\_OL\_EVEN\_SHIFT** 0x00U
- #define **BCC\_RW\_CB\_OL\_ODD\_SHIFT** 0x01U
- #define **BCC\_RW\_CT\_OL\_EVEN\_SHIFT** 0x02U
- #define **BCC\_RW\_CT\_OL\_ODD\_SHIFT** 0x03U
- #define **BCC\_RW\_CT\_OV\_UV\_SHIFT** 0x04U
- #define **BCC\_RW\_CT\_LEAK\_DIAG\_SHIFT** 0x05U
- #define **BCC\_RW\_POLARITY\_SHIFT** 0x06U
- #define **BCC\_RW\_DA\_DIAG\_SHIFT** 0x07U
- #define **BCC\_RW\_ANX\_TEMP\_DIAG\_SHIFT** 0x08U
- #define **BCC\_RW\_ANX\_OLDIAG\_SHIFT** 0x09U
- #define **BCC\_RW\_ISENSE\_OL\_DIAG\_SHIFT** 0x0AU
- #define **BCC\_RW\_I\_MUX\_SHIFT** 0x0BU
- #define **BCC\_RW\_FAULT\_DIAG\_SHIFT** 0x0FU
- #define **BCC\_CB\_OL\_EVEN\_OPEN** (0x00U << BCC\_RW\_CB\_OL\_EVEN\_SHIFT)
- #define **BCC\_CB\_OL\_EVEN\_CLOSED** (0x01U << BCC\_RW\_CB\_OL\_EVEN\_SHIFT)
- #define **BCC\_CB\_OL\_ODD\_OPEN** (0x00U << BCC\_RW\_CB\_OL\_ODD\_SHIFT)
- #define **BCC\_CB\_OL\_ODD\_CLOSED** (0x01U << BCC\_RW\_CB\_OL\_ODD\_SHIFT)
- #define **BCC\_CT\_OL\_EVEN\_OPEN** (0x00U << BCC\_RW\_CT\_OL\_EVEN\_SHIFT)
- #define **BCC\_CT\_OL\_EVEN\_CLOSED** (0x01U << BCC\_RW\_CT\_OL\_EVEN\_SHIFT)
- #define **BCC\_CT\_OL\_ODD\_OPEN** (0x00U << BCC\_RW\_CT\_OL\_ODD\_SHIFT)
- #define **BCC\_CT\_OL\_ODD\_CLOSED** (0x01U << BCC\_RW\_CT\_OL\_ODD\_SHIFT)
- #define **BCC\_CT\_OV\_UV\_DISABLED** (0x00U << BCC\_RW\_CT\_OV\_UV\_SHIFT)

- **#define BCC\_CT\_OV\_UV\_ENABLED** (0x01U << BCC\_RW\_CT\_OV\_UV\_SHIFT)
- **#define BCC\_CT\_LEAK\_DIAG\_NORMAL** (0x00U << BCC\_RW\_CT\_LEAK\_DIAG\_SHIFT)
- **#define BCC\_CT\_LEAK\_DIAG\_DIFF** (0x01U << BCC\_RW\_CT\_LEAK\_DIAG\_SHIFT)
- **#define BCC\_POL\_NON\_INVERTED** (0x00U << BCC\_RW\_POLARITY\_SHIFT)
- **#define BCC\_POL\_INVERTED** (0x01U << BCC\_RW\_POLARITY\_SHIFT)
- **#define BCC\_DA\_DIAG\_NO\_CHECK** (0x00U << BCC\_RW\_DA\_DIAG\_SHIFT)
- **#define BCC\_DA\_DIAG\_CHECK** (0x01U << BCC\_RW\_DA\_DIAG\_SHIFT)
- **#define BCC\_ANX\_DIAG\_SW\_OPEN** (0x00U << BCC\_RW\_ANX\_TEMP\_DIAG\_SHIFT)
- **#define BCC\_ANX\_DIAG\_SW\_CLOSED** (0x01U << BCC\_RW\_ANX\_TEMP\_DIAG\_SHIFT)
- **#define BCC\_ANX\_OL\_DIAG\_DISABLED** (0x00U << BCC\_RW\_ANX\_OLDIAG\_SHIFT)
- **#define BCC\_ANX\_OL\_DIAG\_ENABLED** (0x01U << BCC\_RW\_ANX\_OLDIAG\_SHIFT)
- **#define BCC\_ISENSE\_OL\_DIAG\_DISABLED** (0x00U << BCC\_RW\_ISENSE\_OL\_DIAG\_SHIFT)
- **#define BCC\_ISENSE\_OL\_DIAG\_ENABLED** (0x01U << BCC\_RW\_ISENSE\_OL\_DIAG\_SHIFT)
- **#define BCC\_IMUX\_ISENSE** (0x00U << BCC\_RW\_I\_MUX\_SHIFT)
- **#define BCC\_IMUX\_GPIO5\_6** (0x01U << BCC\_RW\_I\_MUX\_SHIFT)
- **#define BCC\_IMUX\_DIFF\_REF** (0x02U << BCC\_RW\_I\_MUX\_SHIFT)
- **#define BCC\_IMUX\_PGA\_ZERO** (0x03U << BCC\_RW\_I\_MUX\_SHIFT)
- **#define BCC\_FAULT\_PIN\_PACK\_CTRL** (0x00U << BCC\_RW\_FAULT\_DIAG\_SHIFT)
- **#define BCC\_FAULT\_PIN\_FORCED\_HIGH** (0x01U << BCC\_RW\_FAULT\_DIAG\_SHIFT)
- **#define BCC\_REG\_ADC\_CFG\_ADDR** 0x06U
- **#define BCC\_REG\_ADC\_CFG\_DEFAULT** 0x0417U
- **#define BCC\_RW\_ADC2\_DEF\_MASK** 0x0003U
- **#define BCC\_RW\_ADC1\_B\_DEF\_MASK** 0x000CU
- **#define BCC\_RW\_ADC1\_A\_DEF\_MASK** 0x0030U
- **#define BCC\_RW\_DIS\_CH\_COMP\_MASK** 0x0040U
- **#define BCC\_W\_CC\_RST\_MASK** 0x0080U
- **#define BCC\_W\_PGA\_GAIN\_MASK** 0x0700U
- **#define BCC\_R\_PGA\_GAIN\_S\_MASK** 0x0700U
- **#define BCC\_W\_SOC\_MASK** 0x0800U
- **#define BCC\_R\_EOC\_N\_MASK** 0x0800U
- **#define BCC\_RW\_TAG\_ID\_MASK** 0xF000U
- **#define BCC\_RW\_ADC2\_DEF\_SHIFT** 0x00U
- **#define BCC\_RW\_ADC1\_B\_DEF\_SHIFT** 0x02U
- **#define BCC\_RW\_ADC1\_A\_DEF\_SHIFT** 0x04U
- **#define BCC\_RW\_DIS\_CH\_COMP\_SHIFT** 0x06U
- **#define BCC\_W\_CC\_RST\_SHIFT** 0x07U
- **#define BCC\_W\_PGA\_GAIN\_SHIFT** 0x08U
- **#define BCC\_R\_PGA\_GAIN\_S\_SHIFT** 0x08U
- **#define BCC\_W\_SOC\_SHIFT** 0x0BU
- **#define BCC\_R\_EOC\_N\_SHIFT** 0x0BU
- **#define BCC\_RW\_TAG\_ID\_SHIFT** 0x0CU
- **#define BCC\_ADC2\_RES\_13BIT** (0x00U << BCC\_RW\_ADC2\_DEF\_SHIFT)
- **#define BCC\_ADC2\_RES\_14BIT** (0x01U << BCC\_RW\_ADC2\_DEF\_SHIFT)
- **#define BCC\_ADC2\_RES\_15BIT** (0x02U << BCC\_RW\_ADC2\_DEF\_SHIFT)
- **#define BCC\_ADC2\_RES\_16BIT** (0x03U << BCC\_RW\_ADC2\_DEF\_SHIFT)
- **#define BCC\_ADC1\_B\_RES\_13BIT** (0x00U << BCC\_RW\_ADC1\_B\_DEF\_SHIFT)
- **#define BCC\_ADC1\_B\_RES\_14BIT** (0x01U << BCC\_RW\_ADC1\_B\_DEF\_SHIFT)
- **#define BCC\_ADC1\_B\_RES\_15BIT** (0x02U << BCC\_RW\_ADC1\_B\_DEF\_SHIFT)
- **#define BCC\_ADC1\_B\_RES\_16BIT** (0x03U << BCC\_RW\_ADC1\_B\_DEF\_SHIFT)
- **#define BCC\_ADC1\_A\_RES\_13BIT** (0x00U << BCC\_RW\_ADC1\_A\_DEF\_SHIFT)
- **#define BCC\_ADC1\_A\_RES\_14BIT** (0x01U << BCC\_RW\_ADC1\_A\_DEF\_SHIFT)
- **#define BCC\_ADC1\_A\_RES\_15BIT** (0x02U << BCC\_RW\_ADC1\_A\_DEF\_SHIFT)
- **#define BCC\_ADC1\_A\_RES\_16BIT** (0x03U << BCC\_RW\_ADC1\_A\_DEF\_SHIFT)



- **#define BCC\_CHAR\_COMP\_ENABLED** (0x00U << BCC\_RW\_DIS\_CH\_COMP\_SHIFT)
- **#define BCC\_CHAR\_COMP\_DISABLED** (0x01U << BCC\_RW\_DIS\_CH\_COMP\_SHIFT)
- **#define BCC\_CC\_RESET** (0x01U << BCC\_W\_CC\_RST\_SHIFT)
- **#define BCC\_ADC2\_PGA\_4** (0x00U << BCC\_W\_PGA\_GAIN\_SHIFT)
- **#define BCC\_ADC2\_PGA\_16** (0x01U << BCC\_W\_PGA\_GAIN\_SHIFT)
- **#define BCC\_ADC2\_PGA\_64** (0x02U << BCC\_W\_PGA\_GAIN\_SHIFT)
- **#define BCC\_ADC2\_PGA\_256** (0x03U << BCC\_W\_PGA\_GAIN\_SHIFT)
- **#define BCC\_ADC2\_PGA\_AUTO** (0x04U << BCC\_W\_PGA\_GAIN\_SHIFT)
- **#define BCC\_INIT\_CONV\_SEQ** (0x01U << BCC\_W\_SOC\_SHIFT)
- **#define BCC\_SET\_TAG\_ID**(reg, tagID) **BCC\_REG\_SET\_BITS\_VALUE**(reg, BCC\_RW\_TAG\_ID\_MASK, BCC\_RW\_TAG\_ID\_SHIFT, tagID, 0x0FU)
- **#define BCC\_REG\_ADC2\_OFFSET\_COMP\_ADDR** 0x07U
- **#define BCC\_REG\_ADC2\_OFFSET\_COMP\_DEFAULT** 0x4000U
- **#define BCC\_RW\_ADC2\_OFFSET\_COMP\_MASK** 0x00FFU
- **#define BCC\_R\_CC\_OVT\_MASK** 0x0400U
- **#define BCC\_R\_SAMP\_OVF\_MASK** 0x0800U
- **#define BCC\_R\_CC\_N\_OVF\_MASK** 0x1000U
- **#define BCC\_R\_CC\_P\_OVF\_MASK** 0x2000U
- **#define BCC\_RW\_FREE\_CNT\_MASK** 0x4000U
- **#define BCC\_RW\_CC\_RST\_CFG\_MASK** 0x8000U
- **#define BCC\_RW\_ADC2\_OFFSET\_COMP\_SHIFT** 0x00U
- **#define BCC\_R\_CC\_OVT\_SHIFT** 0x0AU
- **#define BCC\_R\_SAMP\_OVF\_SHIFT** 0x0BU
- **#define BCC\_R\_CC\_N\_OVF\_SHIFT** 0x0CU
- **#define BCC\_R\_CC\_P\_OVF\_SHIFT** 0x0DU
- **#define BCC\_RW\_FREE\_CNT\_SHIFT** 0x0EU
- **#define BCC\_RW\_CC\_RST\_CFG\_SHIFT** 0x0FU
- **#define BCC\_SET\_ADC2\_OFFSET**(reg, offset)
- **#define BCC\_GET\_ADC2\_OFFSET**(offset) (BCC\_SET\_ADC2\_OFFSET(0x00U, (uint16\_t)(((offset) \* 10U) / 6U)))
- **#define BCC\_FREE\_CC\_CLAMP** (0x00U << BCC\_RW\_FREE\_CNT\_SHIFT)
- **#define BCC\_FREE\_CC\_ROLL\_OVER** (0x01U << BCC\_RW\_FREE\_CNT\_SHIFT)
- **#define BCC\_READ\_CC\_NO\_ACTION** (0x00U << BCC\_RW\_CC\_RST\_CFG\_SHIFT)
- **#define BCC\_READ\_CC\_RESET** (0x01U << BCC\_RW\_CC\_RST\_CFG\_SHIFT)
- **#define BCC\_REG\_OV\_UV\_EN\_ADDR** 0x08U
- **#define BCC\_REG\_OV\_UV\_EN\_DEFAULT** 0x3FFFU
- **#define BCC\_RW\_CTX\_OVUV\_EN\_MASK**(ctNumber) (0x0001U << ((ctNumber) - 1U))
- **#define BCC\_RW\_COMMON\_UV\_TH\_MASK** 0x4000U
- **#define BCC\_RW\_COMMON\_OV\_TH\_MASK** 0x8000U
- **#define BCC\_RW\_CTX\_OVUV\_EN\_SHIFT**(ctNumber) ((ctNumber) - 1U)
- **#define BCC\_RW\_COMMON\_UV\_TH\_SHIFT** 0x0EU
- **#define BCC\_RW\_COMMON\_OV\_TH\_SHIFT** 0x0FU
- **#define BCC\_CTX\_OVUV\_DISABLED**(ctNumber) (0x00U << BCC\_RW\_CTX\_OVUV\_EN\_SHIFT(ctNumber))
- **#define BCC\_CTX\_OVUV\_ENABLED**(ctNumber) (0x01U << BCC\_RW\_CTX\_OVUV\_EN\_SHIFT(ctNumber))
- **#define BCC\_CTX\_UV\_TH\_INDIVIDUAL** (0x00U << BCC\_RW\_COMMON\_UV\_TH\_SHIFT)
- **#define BCC\_CTX\_UV\_TH\_COMMON** (0x01U << BCC\_RW\_COMMON\_UV\_TH\_SHIFT)
- **#define BCC\_CTX\_OV\_TH\_INDIVIDUAL** (0x00U << BCC\_RW\_COMMON\_OV\_TH\_SHIFT)
- **#define BCC\_CTX\_OV\_TH\_COMMON** (0x01U << BCC\_RW\_COMMON\_OV\_TH\_SHIFT)
- **#define BCC\_REG\_CELL\_OV\_FLT\_ADDR** 0x09U
- **#define BCC\_RW\_CTX\_OV\_FLT\_MASK**(ctNumber) (0x0001U << ((ctNumber) - 1U))
- **#define BCC\_REG\_CELL\_UV\_FLT\_ADDR** 0x0AU
- **#define BCC\_RW\_CTX\_UV\_FLT\_MASK**(ctNumber) (0x0001U << ((ctNumber) - 1U))
- **#define BCC\_REG\_CB1\_CFG\_ADDR** 0x0CU

- **#define BCC\_REG\_CB2\_CFG\_ADDR** 0x0DU
- **#define BCC\_REG\_CB3\_CFG\_ADDR** 0x0EU
- **#define BCC\_REG\_CB4\_CFG\_ADDR** 0x0FU
- **#define BCC\_REG\_CB5\_CFG\_ADDR** 0x10U
- **#define BCC\_REG\_CB6\_CFG\_ADDR** 0x11U
- **#define BCC\_REG\_CB7\_CFG\_ADDR** 0x12U
- **#define BCC\_REG\_CB8\_CFG\_ADDR** 0x13U
- **#define BCC\_REG\_CB9\_CFG\_ADDR** 0x14U
- **#define BCC\_REG\_CB10\_CFG\_ADDR** 0x15U
- **#define BCC\_REG\_CB11\_CFG\_ADDR** 0x16U
- **#define BCC\_REG\_CB12\_CFG\_ADDR** 0x17U
- **#define BCC\_REG\_CB13\_CFG\_ADDR** 0x18U
- **#define BCC\_REG\_CB14\_CFG\_ADDR** 0x19U
- **#define BCC\_REG\_CBX\_CFG\_DEFAULT** 0x0000U
- **#define BCC\_RW\_CB\_TIMER\_MASK** 0x01FFU
- **#define BCC\_W\_CB\_EN\_MASK** 0x0200U
- **#define BCC\_R\_CB\_STS\_MASK** 0x0200U
- **#define BCC\_RW\_CB\_TIMER\_SHIFT** 0x00U
- **#define BCC\_W\_CB\_EN\_SHIFT** 0x09U
- **#define BCC\_R\_CB\_STS\_SHIFT** 0x09U
- **#define BCC\_SET\_CB\_TIMER**(reg, minutes) **BCC\_REG\_SET\_BITS\_VALUE**(reg, BCC\_RW\_CB\_TIMER\_MASK, BCC\_RW\_CB\_TIMER\_SHIFT, minutes, 0x01FFU)
- **#define BCC\_CB\_DISABLED** (0x00U << BCC\_W\_CB\_EN\_SHIFT)
- **#define BCC\_CB\_ENABLED** (0x01U << BCC\_W\_CB\_EN\_SHIFT)
- **#define BCC\_REG\_CB\_OPEN\_FLT\_ADDR** 0x1AU
- **#define BCC\_RW\_CBX\_OPEN\_FLT\_MASK**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- **#define BCC\_REG\_CB\_SHORT\_FLT\_ADDR** 0x1BU
- **#define BCC\_RW\_CBX\_SHORT\_FLT\_MASK**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- **#define BCC\_REG\_CB\_DRV\_STS\_ADDR** 0x1CU
- **#define BCC\_R\_CBX\_STS\_MASK**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- **#define BCC\_REG\_GPIO\_CFG1\_ADDR** 0x1DU
- **#define BCC\_REG\_GPIO\_CFG1\_DEFAULT** 0x0000U
- **#define BCC\_RW\_GPIOX\_CFG\_MASK**(GPIONumber) (0x0003U << ((GPIONumber) \* 2))
- **#define BCC\_GPIOX\_CFG\_SHIFT**(GPIONumber) ((GPIONumber) \* 2)
- **#define BCC\_GPIOX\_AN\_IN\_RM\_MEAS**(gpioNumber) (0x00U << BCC\_GPIOX\_CFG\_SHIFT(gpioNumber))
- **#define BCC\_GPIOX\_AN\_IN\_ABS\_MEAS**(gpioNumber) (0x01U << BCC\_GPIOX\_CFG\_SHIFT(gpioNumber))
- **#define BCC\_GPIOX\_DIG\_IN**(gpioNumber) (0x02U << BCC\_GPIOX\_CFG\_SHIFT(gpioNumber))
- **#define BCC\_GPIOX\_DIG\_OUT**(gpioNumber) (0x03U << BCC\_GPIOX\_CFG\_SHIFT(gpioNumber))
- **#define BCC\_REG\_GPIO\_CFG2\_ADDR** 0x1EU
- **#define BCC\_REG\_GPIO\_CFG2\_DEFAULT** 0x0000U
- **#define BCC\_RW\_GPIOX\_DR\_MASK**(gpioNumber) (0x0001U << (gpioNumber))
- **#define BCC\_RW\_GPIO0\_FLT\_ACT\_MASK** 0x0080U
- **#define BCC\_RW\_GPIO0\_WU\_MASK** 0x0100U
- **#define BCC\_RW\_GPIO2\_SOC\_MASK** 0x0200U
- **#define BCC\_RW\_GPIO0\_FLT\_ACT\_SHIFT** 0x07U
- **#define BCC\_RW\_GPIO0\_WU\_SHIFT** 0x08U
- **#define BCC\_RW\_GPIO2\_SOC\_SHIFT** 0x09U
- **#define BCC\_GPIOx\_LOW**(GPIONumber) (0x00U << (GPIONumber))
- **#define BCC\_GPIOx\_HIGH**(GPIONumber) (0x01U << (GPIONumber))
- **#define BCC\_GPIO0\_INP\_HIGH\_FP\_NACT** (0x00U << BCC\_RW\_GPIO0\_FLT\_ACT\_SHIFT)
- **#define BCC\_GPIO0\_INP\_HIGH\_FP\_ACT** (0x01U << BCC\_RW\_GPIO0\_FLT\_ACT\_SHIFT)

- #define **BCC\_GPIO0\_NO\_WAKE\_UP** (0x00U << BCC\_RW\_GPIO0\_WU\_SHIFT)
- #define **BCC\_GPIO0\_WAKE\_UP** (0x01U << BCC\_RW\_GPIO0\_WU\_SHIFT)
- #define **BCC\_GPIO2\_ADC\_TRG\_DISABLED** (0x00U << BCC\_RW\_GPIO2\_SOC\_SHIFT)
- #define **BCC\_GPIO2\_ADC\_TRG\_ENABLED** (0x01U << BCC\_RW\_GPIO2\_SOC\_SHIFT)
- #define **BCC\_REG\_GPIO\_STS\_ADDR** 0x1FU
- #define **BCC\_R\_GPIOX\_ST\_MASK**(gpioNumber) (0x0001U << (gpioNumber))
- #define **BCC\_RW\_GPIOX\_H\_MASK**(gpioNumber) (0x0001U << ((gpioNumber) + 8U))
- #define **BCC\_REG\_AN\_OT\_UT\_FLT\_ADDR** 0x20U
- #define **BCC\_RW\_ANX\_UT\_MASK**(anNumber) (0x0001U << (anNumber))
- #define **BCC\_RW\_AN\_UT\_MASK** 0x007F
- #define **BCC\_RW\_ANX\_OT\_MASK**(anNumber) (0x0001U << ((anNumber) + 8U))
- #define **BCC\_RW\_AN\_OT\_MASK** 0x7F00
- #define **BCC\_REG\_GPIO\_SHORT\_ADDR** 0x21U
- #define **BCC\_RW\_ANX\_OPEN\_MASK**(anNumber) (0x0001U << (anNumber))
- #define **BCC\_RW\_AN\_OPEN\_MASK** 0x007F
- #define **BCC\_RW\_GPIOX\_SH\_MASK**(gpioNumber) (0x0001U << ((gpioNumber) + 8U))
- #define **BCC\_REG\_I\_STATUS\_ADDR** 0x22U
- #define **BCC\_R\_PGA\_DAC\_MASK** 0xFF00U
- #define **BCC\_R\_PGA\_DAC\_SHIFT** 0x08U
- #define **BCC\_REG\_COM\_STATUS\_ADDR** 0x23U
- #define **BCC\_R\_COM\_ERR\_COUNT\_MASK** 0xFF00U
- #define **BCC\_R\_COM\_ERR\_COUNT\_SHIFT** 0x08U
- #define **BCC\_GET\_COM\_ERR\_COUNT**(reg)
- #define **BCC\_REG\_FAULT1\_STATUS\_ADDR** 0x24U
- #define **BCC\_R\_CT\_UV\_FLT\_MASK** 0x0001U
- #define **BCC\_R\_CT\_OV\_FLT\_MASK** 0x0002U
- #define **BCC\_R\_AN\_UT\_FLT\_MASK** 0x0004U
- #define **BCC\_R\_AN\_OT\_FLT\_MASK** 0x0008U
- #define **BCC\_RW\_IS\_OC\_FLT\_MASK** 0x0010U
- #define **BCC\_RW\_IS\_OL\_FLT\_MASK** 0x0020U
- #define **BCC\_RW\_I2C\_ERR\_FLT\_MASK** 0x0040U
- #define **BCC\_RW\_GPIO0\_WUP\_FLT\_MASK** 0x0080U
- #define **BCC\_RW\_CSB\_WUP\_FLT\_MASK** 0x0100U
- #define **BCC\_RW\_COM\_ERR\_FLT\_MASK** 0x0200U
- #define **BCC\_RW\_COM\_LOSS\_FLT\_MASK** 0x0400U
- #define **BCC\_RW\_VPWR\_LV\_FLT\_MASK** 0x0800U
- #define **BCC\_RW\_VPWR\_OV\_FLT\_MASK** 0x1000U
- #define **BCC\_RW\_COM\_ERR\_OVR\_FLT\_MASK** 0x2000U
- #define **BCC\_RW\_RESET\_FLT\_MASK** 0x4000U
- #define **BCC\_RW\_POR\_MASK** 0x8000U
- #define **BCC\_REG\_FAULT2\_STATUS\_ADDR** 0x25U
- #define **BCC\_RW\_FUSE\_ERR\_FLT\_MASK** 0x0001U
- #define **BCC\_RW\_DED\_ERR\_FLT\_MASK** 0x0002U
- #define **BCC\_RW\_OSC\_ERR\_FLT\_MASK** 0x0004U
- #define **BCC\_R\_CB\_OPEN\_FLT\_MASK** 0x0008U
- #define **BCC\_R\_CB\_SHORT\_FLT\_MASK** 0x0010U
- #define **BCC\_R\_GPIO\_SHORT\_FLT\_MASK** 0x0020U
- #define **BCC\_R\_AN\_OPEN\_FLT\_MASK** 0x0040U
- #define **BCC\_RW\_IDLE\_MODE\_FLT\_MASK** 0x0080U
- #define **BCC\_RW\_IC\_TSD\_FLT\_MASK** 0x0100U
- #define **BCC\_RW\_GND\_LOSS\_FLT\_MASK** 0x0200U
- #define **BCC\_RW\_ADC1\_A\_FLT\_MASK** 0x0400U
- #define **BCC\_RW\_ADC1\_B\_FLT\_MASK** 0x0800U
- #define **BCC\_RW\_VANA\_UV\_FLT\_MASK** 0x1000U
- #define **BCC\_RW\_VANA\_OV\_FLT\_MASK** 0x2000U
- #define **BCC\_RW\_VCOM\_UV\_FLT\_MASK** 0x4000U
- #define **BCC\_RW\_VCOM\_OV\_FLT\_MASK** 0x8000U

- **#define BCC\_REG\_FAULT3\_STATUS\_ADDR** 0x26U
- **#define BCC\_RW\_EOT\_CBX\_MASK**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- **#define BCC\_R\_VCP\_UV\_MASK** 0x2000U /\* MC33772 only. \*/
- **#define BCC\_R\_DIAG\_TO\_FLT\_MASK** 0x4000U
- **#define BCC\_R\_CC\_OVR\_FLT\_MASK** 0x8000U
- **#define BCC\_REG\_FAULT\_MASK1\_ADDR** 0x27U
- **#define BCC\_REG\_FAULT\_MASK1\_DEFAULT** 0x0000U
- **#define BCC\_CT\_UV\_FLT\_EN** 0x0000U
- **#define BCC\_CT\_UV\_FLT\_DIS** 0x0001U
- **#define BCC\_CT\_OV\_FLT\_EN** 0x0000U
- **#define BCC\_CT\_OV\_FLT\_DIS** 0x0002U
- **#define BCC\_AN\_UT\_FLT\_EN** 0x0000U
- **#define BCC\_AN\_UT\_FLT\_DIS** 0x0004U
- **#define BCC\_AN\_OT\_FLT\_EN** 0x0000U
- **#define BCC\_AN\_OT\_FLT\_DIS** 0x0008U
- **#define BCC\_IS\_OC\_FLT\_EN** 0x0000U
- **#define BCC\_IS\_OC\_FLT\_DIS** 0x0010U
- **#define BCC\_IS\_OL\_FLT\_EN** 0x0000U
- **#define BCC\_IS\_OL\_FLT\_DIS** 0x0020U
- **#define BCC\_I2C\_ERR\_FLT\_EN** 0x0000U
- **#define BCC\_I2C\_ERR\_FLT\_DIS** 0x0040U
- **#define BCC\_GPIO0\_WUP\_FLT\_EN** 0x0000U
- **#define BCC\_GPIO0\_WUP\_FLT\_DIS** 0x0080U
- **#define BCC\_CSB\_WUP\_FLT\_EN** 0x0000U
- **#define BCC\_CSB\_WUP\_FLT\_DIS** 0x0100U
- **#define BCC\_COM\_ERR\_FLT\_EN** 0x0000U
- **#define BCC\_COM\_ERR\_FLT\_DIS** 0x0200U
- **#define BCC\_COM\_LOSS\_FLT\_EN** 0x0000U
- **#define BCC\_COM\_LOSS\_FLT\_DIS** 0x0400U
- **#define BCC\_VPWR\_LV\_FLT\_EN** 0x0000U
- **#define BCC\_VPWR\_LV\_FLT\_DIS** 0x0800U
- **#define BCC\_VPWR\_OV\_FLT\_EN** 0x0000U
- **#define BCC\_VPWR\_OV\_FLT\_DIS** 0x1000U
- **#define BCC\_REG\_FAULT\_MASK2\_ADDR** 0x28U
- **#define BCC\_REG\_FAULT\_MASK2\_DEFAULT** 0x0000U
- **#define BCC\_FUSE\_ERR\_FLT\_EN** 0x0000U
- **#define BCC\_FUSE\_ERR\_FLT\_DIS** 0x0001U
- **#define BCC\_DED\_ERR\_FLT\_EN** 0x0000U
- **#define BCC\_DED\_ERR\_FLT\_DIS** 0x0002U
- **#define BCC\_OSC\_ERR\_FLT\_EN** 0x0000U
- **#define BCC\_OSC\_ERR\_FLT\_DIS** 0x0004U
- **#define BCC\_CB\_OPEN\_FLT\_EN** 0x0000U
- **#define BCC\_CB\_OPEN\_FLT\_DIS** 0x0008U
- **#define BCC\_CB\_SHORT\_FLT\_EN** 0x0000U
- **#define BCC\_CB\_SHORT\_FLT\_DIS** 0x0010U
- **#define BCC\_GPIO\_SHORT\_FLT\_EN** 0x0000U
- **#define BCC\_GPIO\_SHORT\_FLT\_DIS** 0x0020U
- **#define BCC\_AN\_OPEN\_FLT\_EN** 0x0000U
- **#define BCC\_AN\_OPEN\_FLT\_DIS** 0x0040U
- **#define BCC\_GND\_LOSS\_FLT\_EN** 0x0000U
- **#define BCC\_GND\_LOSS\_FLT\_DIS** 0x0200U
- **#define BCC\_ADC1\_A\_FLT\_EN** 0x0000U
- **#define BCC\_ADC1\_A\_FLT\_DIS** 0x0400U
- **#define BCC\_ADC1\_B\_FLT\_EN** 0x0000U
- **#define BCC\_ADC1\_B\_FLT\_DIS** 0x0800U
- **#define BCC\_VANA\_UV\_FLT\_EN** 0x0000U
- **#define BCC\_VANA\_UV\_FLT\_DIS** 0x1000U

- #define **BCC\_VANA\_OV\_FLT\_EN** 0x0000U
- #define **BCC\_VANA\_OV\_FLT\_DIS** 0x2000U
- #define **BCC\_VCOM\_UV\_FLT\_EN** 0x0000U
- #define **BCC\_VCOM\_UV\_FLT\_DIS** 0x4000U
- #define **BCC\_VCOM\_OV\_FLT\_EN** 0x0000U
- #define **BCC\_VCOM\_OV\_FLT\_DIS** 0x8000U
- #define **BCC\_REG\_FAULT\_MASK3\_ADDR** 0x29U
- #define **BCC\_REG\_FAULT\_MASK3\_DEFAULT** 0x0000U
- #define **BCC\_EOT\_CBX\_FLT\_DIS**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- #define **BCC\_EOT\_CBX\_FLT\_EN** 0x0000U
- #define **BCC\_VCP\_UV\_EN** 0x0000U /\* MC33772 only. \*/
- #define **BCC\_VCP\_UV\_DIS** 0x2000U /\* MC33772 only. \*/
- #define **BCC\_DIAG\_TO\_FLT\_EN** 0x0000U
- #define **BCC\_DIAG\_TO\_FLT\_DIS** 0x4000U
- #define **BCC\_CC\_OVR\_FLT\_EN** 0x0000U
- #define **BCC\_CC\_OVR\_FLT\_DIS** 0x8000U
- #define **BCC\_REG\_WAKEUP\_MASK1\_ADDR** 0x2AU
- #define **BCC\_REG\_WAKEUP\_MASK1\_DEFAULT** 0x0000U
- #define **BCC\_CT\_UV\_WAKEUP\_EN** 0x0000U
- #define **BCC\_CT\_UV\_WAKEUP\_DIS** 0x0001U
- #define **BCC\_CT\_OV\_WAKEUP\_EN** 0x0000U
- #define **BCC\_CT\_OV\_WAKEUP\_DIS** 0x0002U
- #define **BCC\_AN\_UT\_WAKEUP\_EN** 0x0000U
- #define **BCC\_AN\_UT\_WAKEUP\_DIS** 0x0004U
- #define **BCC\_AN\_OT\_WAKEUP\_EN** 0x0000U
- #define **BCC\_AN\_OT\_WAKEUP\_DIS** 0x0008U
- #define **BCC\_IS\_OC\_WAKEUP\_EN** 0x0000U
- #define **BCC\_IS\_OC\_WAKEUP\_DIS** 0x0010U
- #define **BCC\_GPIO0\_WUP\_WAKEUP\_EN** 0x0000U
- #define **BCC\_GPIO0\_WUP\_WAKEUP\_DIS** 0x0080U
- #define **BCC\_CSB\_WUP\_WAKEUP\_EN** 0x0000U
- #define **BCC\_CSB\_WUP\_WAKEUP\_DIS** 0x0100U
- #define **BCC\_VPWR\_LV\_WAKEUP\_EN** 0x0000U
- #define **BCC\_VPWR\_LV\_WAKEUP\_DIS** 0x0800U
- #define **BCC\_VPWR\_OV\_WAKEUP\_EN** 0x0000U
- #define **BCC\_VPWR\_OV\_WAKEUP\_DIS** 0x1000U
- #define **BCC\_REG\_WAKEUP\_MASK2\_ADDR** 0x2BU
- #define **BCC\_REG\_WAKEUP\_MASK2\_DEFAULT** 0x0000U
- #define **BCC\_DED\_ERR\_WAKEUP\_EN** 0x0000U
- #define **BCC\_DED\_ERR\_WAKEUP\_DIS** 0x0002U
- #define **BCC\_OSC\_ERR\_WAKEUP\_EN** 0x0000U
- #define **BCC\_OSC\_ERR\_WAKEUP\_DIS** 0x0004U
- #define **BCC\_CB\_SHORT\_WAKEUP\_EN** 0x0000U
- #define **BCC\_CB\_SHORT\_WAKEUP\_DIS** 0x0010U
- #define **BCC\_GPIO\_SHORT\_WAKEUP\_EN** 0x0000U
- #define **BCC\_GPIO\_SHORT\_WAKEUP\_DIS** 0x0020U
- #define **BCC\_IC\_TSD\_WAKEUP\_EN** 0x0000U
- #define **BCC\_IC\_TSD\_WAKEUP\_DIS** 0x0100U
- #define **BCC\_GND\_LOSS\_WAKEUP\_EN** 0x0000U
- #define **BCC\_GND\_LOSS\_WAKEUP\_DIS** 0x0200U
- #define **BCC\_ADC1\_A\_WAKEUP\_EN** 0x0000U
- #define **BCC\_ADC1\_A\_WAKEUP\_DIS** 0x0400U
- #define **BCC\_ADC1\_B\_WAKEUP\_EN** 0x0000U
- #define **BCC\_ADC1\_B\_WAKEUP\_DIS** 0x0800U
- #define **BCC\_VANA\_UV\_WAKEUP\_EN** 0x0000U
- #define **BCC\_VANA\_UV\_WAKEUP\_DIS** 0x1000U
- #define **BCC\_VANA\_OV\_WAKEUP\_EN** 0x0000U

- **#define BCC\_VANA\_OV\_WAKEUP\_DIS** 0x2000U
- **#define BCC\_VCOM\_UV\_WAKEUP\_EN** 0x0000U
- **#define BCC\_VCOM\_UV\_WAKEUP\_DIS** 0x4000U
- **#define BCC\_VCOM\_OV\_WAKEUP\_EN** 0x0000U
- **#define BCC\_VCOM\_OV\_WAKEUP\_DIS** 0x8000U
- **#define BCC\_REG\_WAKEUP\_MASK3\_ADDR** 0x2CU
- **#define BCC\_REG\_WAKEUP\_MASK3\_DEFAULT** 0x0000U
- **#define BCC\_EOT\_CBX\_WAKEUP\_DIS**(cbNumber) (0x0001U << ((cbNumber) - 1U))
- **#define BCC\_EOT\_CBX\_WAKEUP\_EN** 0x0000U
- **#define BCC\_VCP\_UV\_WAKEUP\_EN** 0x0000U /\* MC33772 only. \*/
- **#define BCC\_VCP\_UV\_WAKEUP\_DIS** 0x2000U /\* MC33772 only. \*/
- **#define BCC\_DIAG\_TO\_WAKEUP\_EN** 0x0000U
- **#define BCC\_DIAG\_TO\_WAKEUP\_DIS** 0x4000U
- **#define BCC\_CC\_OVR\_WAKEUP\_EN** 0x0000U
- **#define BCC\_CC\_OVR\_WAKEUP\_DIS** 0x8000U
- **#define BCC\_REG\_CC\_NB\_SAMPLES\_ADDR** 0x2DU
- **#define BCC\_R\_CC\_NB\_SAMPLES\_MASK** 0xFFFFU
- **#define BCC\_REG\_COULOMB\_CNT1\_ADDR** 0x2EU
- **#define BCC\_R\_COULOMB\_CNT\_MSB\_MASK** 0xFFFFU
- **#define BCC\_REG\_COULOMB\_CNT2\_ADDR** 0x2FU
- **#define BCC\_R\_COULOMB\_CNT\_LSB\_MASK** 0xFFFFU
- **#define BCC\_GET\_COULOMB\_CNT**(coulombCnt1, coulombCnt2)
- **#define BCC\_REG\_MEAS\_ISENSE1\_ADDR** 0x30U
- **#define BCC\_R\_MEAS1\_I\_MASK** 0x7FFFU
- **#define BCC\_REG\_MEAS\_ISENSE2\_ADDR** 0x31U
- **#define BCC\_R\_MEAS2\_I\_MASK** 0x000FU
- **#define BCC\_RW\_PGA\_GCHANGE\_MASK** 0x0040U
- **#define BCC\_RW\_ADC2\_SAT\_MASK** 0x0080U
- **#define BCC\_R\_PGA\_GAIN\_MASK** 0x0300U
- **#define BCC\_GET\_ISENSE\_RAW**(measISense1, measISense2)
- **#define BCC\_GET\_ISENSE\_RAW\_SIGN**(iSenseRaw) ((int32\_t)((iSenseRaw) & 0x040000U) ? ((iSenseRaw) | 0xFFF80000U) : (iSenseRaw))
- **#define BCC\_REG\_MEAS\_STACK\_ADDR** 0x32U
- **#define BCC\_R\_MEAS\_MASK** 0x7FFFU
- **#define BCC\_R\_DATA\_RDY\_MASK** 0x8000U
- **#define BCC\_GET\_MEAS\_RAW**(reg) ((reg) & BCC\_R\_MEAS\_MASK)
- **#define BCC\_REG\_MEAS\_CELLX\_ADDR\_MC33771\_START** 0x33U
- **#define BCC\_REG\_MEAS\_CELLX\_ADDR\_MC33772\_START** 0x3BU
- **#define BCC\_REG\_MEAS\_CELLX\_ADDR\_END** 0x40U
- **#define BCC\_REG\_MEAS\_ANX\_ADDR\_START** 0x41U
- **#define BCC\_REG\_MEAS\_ANX\_ADDR\_END** 0x47U
- **#define BCC\_REG\_MEAS\_IC\_TEMP\_ADDR** 0x48U
- **#define BCC\_REG\_MEAS\_VBG\_DIAG\_ADC1A\_ADDR** 0x49U
- **#define BCC\_REG\_MEAS\_VBG\_DIAG\_ADC1B\_ADDR** 0x4AU
- **#define BCC\_REG\_TH\_ALL\_CT\_ADDR** 0x4BU
- **#define BCC\_REG\_TH\_ALL\_CT\_DEFAULT** 0xD780U
- **#define BCC\_RW\_ALL\_CT\_UV\_TH\_MASK** 0x00FFU
- **#define BCC\_RW\_ALL\_CT\_OV\_TH\_MASK** 0xFF00U
- **#define BCC\_RW\_ALL\_CT\_UV\_TH\_SHIFT** 0x00U
- **#define BCC\_RW\_ALL\_CT\_OV\_TH\_SHIFT** 0x08U
- **#define BCC\_SET\_ALL\_CT\_UV\_TH**(threshold) ((uint8\_t)((threshold) \* 10U) / 195U) << BCC\_RW\_ALL\_CT\_UV\_TH\_SHIFT)
- **#define BCC\_ALL\_CT\_UV\_TH\_DEFAULT** 0x80U
- **#define BCC\_SET\_ALL\_CT\_OV\_TH**(threshold) ((uint16\_t)((threshold) \* 10U) / 195U) << BCC\_RW\_ALL\_CT\_OV\_TH\_SHIFT)
- **#define BCC\_ALL\_CT\_OV\_TH\_DEFAULT** 0xD7U
- **#define BCC\_REG\_TH\_CT14\_ADDR** 0x4CU

- **#define BCC\_REG\_TH\_CT13\_ADDR** 0x4DU
- **#define BCC\_REG\_TH\_CT12\_ADDR** 0x4EU
- **#define BCC\_REG\_TH\_CT11\_ADDR** 0x4FU
- **#define BCC\_REG\_TH\_CT10\_ADDR** 0x50U
- **#define BCC\_REG\_TH\_CT9\_ADDR** 0x51U
- **#define BCC\_REG\_TH\_CT8\_ADDR** 0x52U
- **#define BCC\_REG\_TH\_CT7\_ADDR** 0x53U
- **#define BCC\_REG\_TH\_CT6\_ADDR** 0x54U
- **#define BCC\_REG\_TH\_CT5\_ADDR** 0x55U
- **#define BCC\_REG\_TH\_CT4\_ADDR** 0x56U
- **#define BCC\_REG\_TH\_CT3\_ADDR** 0x57U
- **#define BCC\_REG\_TH\_CT2\_ADDR** 0x58U
- **#define BCC\_REG\_TH\_CT1\_ADDR** 0x59U
- **#define BCC\_REG\_TH\_CTX\_DEFAULT** 0xD780U
- **#define BCC\_RW\_CTX\_UV\_TH\_MASK** 0x00FFU
- **#define BCC\_RW\_CTX\_OV\_TH\_MASK** 0xFF00U
- **#define BCC\_RW\_CTX\_UV\_TH\_SHIFT** 0x00U
- **#define BCC\_RW\_CTX\_OV\_TH\_SHIFT** 0x08U
- **#define BCC\_SET\_CTX\_UV\_TH(threshold)**
- **#define BCC\_CTX\_UV\_TH\_DEFAULT** 0x80U
- **#define BCC\_SET\_CTX\_OV\_TH(threshold)**
- **#define BCC\_CTX\_OV\_TH\_DEFAULT** 0xD7U
- **#define BCC\_REG\_TH\_AN6\_OT\_ADDR** 0x5AU
- **#define BCC\_REG\_TH\_AN5\_OT\_ADDR** 0x5BU
- **#define BCC\_REG\_TH\_AN4\_OT\_ADDR** 0x5CU
- **#define BCC\_REG\_TH\_AN3\_OT\_ADDR** 0x5DU
- **#define BCC\_REG\_TH\_AN2\_OT\_ADDR** 0x5EU
- **#define BCC\_REG\_TH\_AN1\_OT\_ADDR** 0x5FU
- **#define BCC\_REG\_TH\_AN0\_OT\_ADDR** 0x60U
- **#define BCC\_REG\_TH\_ANX\_OT\_DEFAULT** 0x00EDU
- **#define BCC\_RW\_ANX\_OT\_TH\_MASK** 0x03FFU
- **#define BCC\_RW\_ANX\_OT\_TH\_SHIFT** 0x00U
- **#define BCC\_SET\_ANX\_OT\_TH(threshold)**
- **#define BCC\_ANX\_OT\_TH\_DEFAULT** 0x0EDU
- **#define BCC\_REG\_TH\_AN6\_UT\_ADDR** 0x61U
- **#define BCC\_REG\_TH\_AN5\_UT\_ADDR** 0x62U
- **#define BCC\_REG\_TH\_AN4\_UT\_ADDR** 0x63U
- **#define BCC\_REG\_TH\_AN3\_UT\_ADDR** 0x64U
- **#define BCC\_REG\_TH\_AN2\_UT\_ADDR** 0x65U
- **#define BCC\_REG\_TH\_AN1\_UT\_ADDR** 0x66U
- **#define BCC\_REG\_TH\_AN0\_UT\_ADDR** 0x67U
- **#define BCC\_REG\_TH\_ANX\_UT\_DEFAULT** 0x030EU
- **#define BCC\_RW\_ANX\_UT\_TH\_MASK** 0x03FFU
- **#define BCC\_RW\_ANX\_UT\_TH\_SHIFT** 0x00U
- **#define BCC\_SET\_ANX\_UT\_TH(threshold)**
- **#define BCC\_ANX\_UT\_TH\_DEFAULT** 0x30EU
- **#define BCC\_REG\_TH\_ISENSE\_OC\_ADDR** 0x68U
- **#define BCC\_REG\_TH\_ISENSE\_OC\_DEFAULT** 0x00U
- **#define BCC\_RW\_TH\_ISENSE\_OC\_MASK** 0x0FFFU
- **#define BCC\_RW\_TH\_ISENSE\_OC\_SHIFT** 0x00U
- **#define BCC\_SET\_TH\_ISENSE\_OC(threshold)**
- **#define BCC\_REG\_TH\_COULOMB\_CNT\_MSB\_ADDR** 0x69U
- **#define BCC\_RW\_TH\_COULOMB\_CNT\_MSB\_MASK** 0xFFFFU
- **#define BCC\_RW\_TH\_COULOMB\_CNT\_MSB\_SHIFT** 0x00U
- **#define BCC\_SET\_TH\_COULOMB\_CNT\_MSB(threshold)** (((uint16\_t) (((threshold) >> 16U) \* 10U) / 6U) << BCC\_RW\_TH\_COULOMB\_CNT\_MSB\_SHIFT)
- **#define BCC\_REG\_TH\_COULOMB\_CNT\_LSB\_ADDR** 0x6AU

- **#define BCC\_RW\_TH\_COULOMB\_CNT\_LSB\_MASK** 0xFFFFU
- **#define BCC\_RW\_TH\_COULOMB\_CNT\_LSB\_SHIFT** 0x00U
- **#define BCC\_SET\_TH\_COULOMB\_CNT\_LSB(threshold)** ((uint16\_t) (((threshold) && 0xFFFF) \* 10) / 6) << BCC\_RW\_TH\_COULOMB\_CNT\_LSB\_SHIFT)
- **#define BCC\_REG\_SILICON\_REV\_ADDR** 0x6BU
- **#define BCC\_R\_MREV\_MASK** 0x0007U
- **#define BCC\_R\_FREV\_MASK** 0x0038U
- **#define BCC\_REG\_EEPROM\_CTRL\_ADDR** 0x6CU
- **#define BCC\_R\_READ\_DATA\_MASK** 0x00FFU
- **#define BCC\_R\_EE\_PRESENT\_MASK** 0x2000U
- **#define BCC\_R\_ERROR\_MASK** 0x4000U
- **#define BCC\_R\_BUSY\_MASK** 0x8000U
- **#define BCC\_W\_DATA\_TO\_WRITE\_MASK** 0x00FFU
- **#define BCC\_W\_EEPROM\_ADD\_MASK** 0x7F00U
- **#define BCC\_W\_RW\_MASK** 0x8000U
- **#define BCC\_R\_READ\_DATA\_SHIFT** 0x00U
- **#define BCC\_R\_EE\_PRESENT\_SHIFT** 0x0DU
- **#define BCC\_R\_ERROR\_SHIFT** 0x0EU
- **#define BCC\_R\_BUSY\_SHIFT** 0x0FU
- **#define BCC\_W\_DATA\_TO\_WRITE\_SHIFT** 0x00U
- **#define BCC\_W\_EEPROM\_ADD\_SHIFT** 0x08U
- **#define BCC\_W\_RW\_SHIFT** 0x0FU
- **#define BCC\_EEPROM\_RW\_W** (0x00U << BCC\_W\_RW\_SHIFT)
- **#define BCC\_EEPROM\_RW\_R** (0x01U << BCC\_W\_RW\_SHIFT)
- **#define BCC\_REG\_DED\_ENCODE1\_ADDR** 0x6DU
- **#define BCC\_R\_DED\_HAMMING1\_MASK** 0xFFFFU
- **#define BCC\_REG\_DED\_ENCODE2\_ADDR** 0x6EU
- **#define BCC\_R\_DED\_HAMMING2\_MASK** 0xFF00U
- **#define BCC\_REG\_FUSE\_MIRROR\_DATA\_ADDR** 0x6FU
- **#define BCC\_RW\_FMR\_DATA\_MASK** 0xFFFFU
- **#define BCC\_REG\_FUSE\_MIRROR\_CTRL\_ADDR** 0x70U
- **#define BCC\_R\_FST\_ST\_MASK** 0x0007U
- **#define BCC\_RW\_FMR\_ADDR\_MASK** 0x1F00U
- **#define BCC\_R\_SEC\_ERR\_FLT\_MASK** 0x8000U
- **#define BCC\_W\_FST\_MASK** 0x0007U
- **#define BCC\_W\_FSTM\_MASK** 0x0008U
- **#define BCC\_R\_FST\_ST\_SHIFT** 0x00U
- **#define BCC\_RW\_FMR\_ADDR\_SHIFT** 0x08U
- **#define BCC\_R\_SEC\_ERR\_FLT\_SHIFT** 0x0FU
- **#define BCC\_W\_FST\_SHIFT** 0x00U
- **#define BCC\_W\_FSTM\_SHIFT** 0x03U
- **#define BCC\_FSTM\_WRITE\_EN** (0x01U << BCC\_W\_FSTM\_SHIFT)
- **#define BCC\_FSTM\_WRITE\_DIS** (0x00U << BCC\_W\_FSTM\_SHIFT)
- **#define BCC\_FST\_EN\_SPI\_WRITE** (0x00U << BCC\_W\_FST\_SHIFT)
- **#define BCC\_FST\_LP** (0x04U << BCC\_W\_FST\_SHIFT)
- **#define BCC\_FUSE\_TR\_0\_ADDR\_MC33771** 0x18U
- **#define BCC\_FUSE\_TR\_1\_ADDR\_MC33771** 0x19U
- **#define BCC\_FUSE\_TR\_2\_ADDR\_MC33771** 0x1AU
- **#define BCC\_FUSE\_TR\_0\_ADDR\_MC33772** 0x10U
- **#define BCC\_FUSE\_TR\_1\_ADDR\_MC33772** 0x11U
- **#define BCC\_FUSE\_TR\_2\_ADDR\_MC33772** 0x12U
- **#define BCC\_FUSE\_TR\_0\_MASK** 0xFFFFU
- **#define BCC\_FUSE\_TR\_1\_MASK** 0xFFFFU
- **#define BCC\_FUSE\_TR\_2\_MASK** 0x001FU

---



## Detailed Description

This header file contains register map for the MC33771B and MC33772B Battery Cell Controllers.

## Macro Definition Documentation

### #define BCC\_GET\_COM\_ERR\_COUNT( reg)

```
Value: (BCC_REG_GET_BITS_VALUE(reg, BCC_R_COM_ERR_COUNT_MASK, \
    BCC_R_COM_ERR_COUNT_SHIFT))
```

This macro returns COM\_ERR\_COUNT bits from raw value of COM\_STATUS register.

#### Parameters:

<i>reg</i>	Unsigned 16 bit raw value of COM_STATUS register.
------------	---------------------------------------------------

#### Returns:

Unsigned 8 bit value containing number of communication errors detected.

### #define BCC\_GET\_COULOMB\_CNT( coulombCnt1, coulombCnt2)

```
Value: (((int32_t) (((uint32_t) ((coulombCnt1) & BCC_R_COULOMB_CNT_MSB_MASK) << 0xFU) | \
    ((uint32_t) (coulombCnt2) & BCC_R_COULOMB_CNT_LSB_MASK))))
```

This macro returns 32 bit signed value of COULOMB\_CNT. Note: COULOMB\_CNT1 register represents higher part of final value (MSB). COULOMB\_CNT2 is lower part (LSB).

#### Parameters:

<i>coulombCnt1</i>	Content of register COULOMB_CNT1.
<i>coulombCnt2</i>	Content of register COULOMB_CNT2.

### #define BCC\_GET\_ISENSE\_RAW( measISense1, measISense2)

```
Value: (((uint32_t) (measISense1) & BCC_R_MEAS1_I_MASK) << 4U) | \
    ((uint32_t) (measISense2) & BCC_R_MEAS2_I_MASK)
```

This macro returns 32 bit unsigned value of ISENSE. Note: MEAS\_I from MEAS\_ISENSE1 register represents higher part of final value (MSB). MEAS\_I from MEAS\_ISENSE2 is lower part (LSB).

#### Parameters:

<i>measISense1</i>	Content of register MEAS_ISENSE1.
<i>measISense2</i>	Content of register MEAS_ISENSE2.

### #define BCC\_GET\_ISENSE\_RAW\_SIGN( iSenseRaw) (((int32\_t) (((iSenseRaw) & 0x040000U) ? ((iSenseRaw) | 0xFFF80000U) : (iSenseRaw)))

This macro converts two 19 bit value (result of BCC\_GET\_ISENSE\_RAW macro) to signed 32 bit value. Sign extension is performed.

#### Parameters:

<i>iSenseRaw</i>	Raw value of measured current (result of BCC_GET_ISENSE_RAW macro).
------------------	---------------------------------------------------------------------

### #define BCC\_GET\_MEAS\_RAW( reg) ((reg) & BCC\_R\_MEAS\_MASK)

This macro masks register value and returns raw measured value.

#### Parameters:

<i>reg</i>	Value from a measurement register (MEAS_STACK, MEAS_CELL14~1, MEAS_AN6~0, MEAS_IC_TEMP, MEAS_VBG_DIAG_ADC1A and MEAS_VBG_DIAG_ADC1A registers).
------------	-------------------------------------------------------------------------------------------------------------------------------------------------

**#define BCC\_REG\_GET\_BIT\_VALUE( reg, mask, shift) (((reg) & (mask)) >> (shift))**

Macro for getting value of the bit given by the mask.

**Parameters:**

<i>reg</i>	Register to be read.
<i>mask</i>	Bit selection in register.
<i>shift</i>	Bit shift in register.

**#define BCC\_REG\_GET\_BITS\_VALUE( reg, mask, shift) (((reg) & (mask)) >> (shift))**

Macro for getting value of bits given by the mask.

**Parameters:**

<i>reg</i>	Register to be read.
<i>mask</i>	Bits selection in register.
<i>shift</i>	Bits shift in register.

**#define BCC\_REG\_SET\_BIT\_VALUE( reg, mask) ((reg) | (mask))**

Macro for setting value to 1 of the bit given by the mask.

**Parameters:**

<i>reg</i>	Register to be modified.
<i>mask</i>	Bit selection in register.

**#define BCC\_REG\_SET\_BITS\_VALUE( reg, mask, shift, val, range) (((reg) & ~(mask)) | (((val) & (range)) << (shift)))**

Macro for setting value of bits given by the mask.

**Parameters:**

<i>reg</i>	Register value to be modified.
<i>mask</i>	Bits selection in register.
<i>shift</i>	Bits shift in register.
<i>val</i>	Value to be applied.
<i>range</i>	Admissible range of value.

**#define BCC\_REG\_UNSET\_BIT\_VALUE( reg, mask) ((reg) & ~(mask))**

Macro for setting value to 0 of the bit given by the mask.

**Parameters:**

<i>reg</i>	Register to be modified.
<i>mask</i>	Bit selection in register.

**#define BCC\_SET\_ADC2\_OFFSET( reg, offset)**

```
Value: BCC_REG_SET_BITS_VALUE( reg, BCC_RW_ADC2_OFFSET_COMP_MASK, \
    BCC_RW_ADC2_OFFSET_COMP_SHIFT, offset, 0xFFU)
```

**#define BCC\_SET\_ANX\_OT\_TH( threshold)**

```
Value: ((uint16_t) (((((uint32_t) (threshold)) * 100U) / 488U) > BCC_RW_ANX_OT_TH_MASK) ? \
    BCC_RW_ANX_OT_TH_MASK : (((uint32_t) (threshold)) * 100U) / 488U)) << \
    BCC_RW_ANX_OT_TH_SHIFT)
```

**#define BCC\_SET\_ANX\_UT\_TH( threshold)**

```
Value: ((uint16_t) (((((uint32_t) (threshold)) * 100U) / 488U) > BCC_RW_ANX_UT_TH_MASK) ? \
    BCC_RW_ANX_UT_TH_MASK : (((uint32_t) (threshold)) * 100U) / 488U)) << \
    BCC_RW_ANX_UT_TH_SHIFT)
```

```
#define BCC_SET_CID( reg,  cid)  BCC_REG_SET_BITS_VALUE(reg, BCC_RW_CID_MASK, BCC_RW_CID_SHIFT, cid, 0x0FU)
```

Sets cluster identifier.

**Parameters:**

<i>reg</i>	Register value to be modified.
<i>cid</i>	Cluster Identifier [0x00 - 0x0F].

```
#define BCC_SET_CTX_OV_TH( threshold)
```

```
Value: ((uint16_t) (((((threshold) * 10U) / 196U) > 0x00FF) ? \
0x00FF : (((threshold) * 10U) / 196U)) << BCC_RW_CTX_OV_TH_SHIFT)
```

```
#define BCC_SET_CTX_UV_TH( threshold)
```

```
Value: ((uint16_t) (((((threshold) * 10U) / 196U) > 0x00FF) ? \
0x00FF : (((threshold) * 10U) / 196U)) << BCC_RW_CTX_UV_TH_SHIFT)
```

```
#define BCC_SET_TAG_ID( reg,  tagID)  BCC_REG_SET_BITS_VALUE(reg, BCC_RW_TAG_ID_MASK, BCC_RW_TAG_ID_SHIFT, tagID, 0x0FU)
```

The TAG\_ID is provided by the system controller during each conversion request. Tag ID should be incremented for each conversion request sent by the system controller. When reading the data for the requested conversion the tag field contains the TAG\_ID.

**Parameters:**

<i>reg</i>	Register to be modified.
<i>tagID</i>	Tag ID provided in conversion [0x00 - 0x0F].

```
#define BCC_SET_TH_ISENSE_OC( threshold)
```

```
Value: (((uint16_t) (((threshold) * 5) / 6) << BCC_RW_TH_ISENSE_OC_SHIFT) & \
BCC_RW_TH_ISENSE_OC_MASK)
```

## bcc/bcc\_spi.c File Reference

```
#include "bcc_spi.h"
```

### Macros

- **#define BCC\_IS\_NULL\_RESP(resp)**  
*Returns true when a response message is equal to zero except CRC field.*

### Functions

- **bcc\_status\_t BCC\_Reg\_ReadSpi** (bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
- **bcc\_status\_t BCC\_Reg\_WriteSpi** (const bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
- **bcc\_status\_t BCC\_VerifyComSpi** (const bcc\_drv\_config\_t \*const drvConfig, bcc\_cid\_t cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for SPI mode only.*

---

## Detailed Description

This file implements low level access functions for SPI communication of BCC driver.

---

## Macro Definition Documentation

### #define BCC\_IS\_NULL\_RESP( resp)

```
Value: (( (resp)[BCC_MSG_IDX_DATA_H] == 0U) && \
         ((resp)[BCC_MSG_IDX_DATA_L] == 0U) && \
         ((resp)[BCC_MSG_IDX_ADDR] == 0U) && \
         ((resp)[BCC_MSG_IDX_CID_CMD] == 0U) )
```

Returns true when a response message is equal to zero except CRC field.

### Parameters:

<i>resp</i>	Response message to be checked.
-------------	---------------------------------

### Returns:

True when the response is zero (except CRC), false otherwise.

## bcc/bcc\_spi.h File Reference

```
#include "bcc_communication.h"
```

### Functions

- **bcc\_status\_t BCC\_Reg\_ReadSpi** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
  - **bcc\_status\_t BCC\_Reg\_WriteSpi** (const **bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for SPI mode only.*
  - **bcc\_status\_t BCC\_VerifyComSpi** (const **bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for SPI mode only.*
- 

### Detailed Description

This file provides access to the functions for SPI communication of BCC driver in SPI mode.

## bcc/bcc\_tpl.c File Reference

```
#include "bcc_tpl.h"
```

### Functions

- **bcc\_status\_t BCC\_Reg\_ReadTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_Reg\_WriteTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_Reg\_WriteGlobalTpl** (**bcc\_drv\_config\_t** \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_VerifyComTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for TPL mode only.*
- 

### Detailed Description

This file implements low level access functions for SPI communication of BCC driver in TPL mode.

## bcc/bcc\_tpl.h File Reference

```
#include "bcc_communication.h"
```

### Functions

- **bcc\_status\_t BCC\_Reg\_ReadTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint8\_t regCnt, uint16\_t \*regVal)  
*This function reads a value from addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_Reg\_WriteTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid, uint8\_t regAddr, uint16\_t regVal, uint16\_t \*retReg)  
*This function writes a value to addressed register of selected Battery Cell Controller device. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_Reg\_WriteGlobalTpl** (**bcc\_drv\_config\_t** \*const drvConfig, uint8\_t regAddr, uint16\_t regVal)  
*This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only.*
  - **bcc\_status\_t BCC\_VerifyComTpl** (**bcc\_drv\_config\_t** \*const drvConfig, **bcc\_cid\_t** cid)  
*This function uses No Operation command of BCC to verify communication without performing any operation. Intended for TPL mode only.*
- 

### Detailed Description

This file provides access to the functions for SPI communication of BCC driver in TPL mode.

# Index

## bcc.h

- BCC\_GET\_IC\_TEMP, 35
- BCC\_GET\_ISENSE\_AMP, 35
- BCC\_GET\_ISENSE\_VOLT, 36
- BCC\_GET\_STACK\_VOLT, 36
- BCC\_GET\_VOLT, 36
- BCC\_INIT\_CONF\_REG\_CNT, 36
- BCC\_IS\_CELL\_CONN, 37
- BCC\_IS\_IN\_RANGE, 37
- BCC\_MAX\_CELLS\_DEV, 37
- BCC\_MEAS\_CNT, 37

bcc/bcc.c, 28

bcc/bcc.h, 31

bcc/bcc\_communication.c, 38

bcc/bcc\_communication.h, 40

bcc/bcc\_mc3377x.h, 42

bcc/bcc\_spi.c, 57

bcc/bcc\_spi.h, 58

bcc/bcc\_tpl.c, 59

bcc/bcc\_tpl.h, 60

BCC\_CB\_Enable

- Function\_group, 13

BCC\_CB\_Pause

- Function\_group, 13

BCC\_CB\_SetIndividual

- Function\_group, 13

BCC\_CheckCRC

- Function\_group, 14

BCC\_CheckRcTagId

- Function\_group, 14

BCC\_CID\_DEV1

- Enum\_group, 6

BCC\_CID\_DEV10

- Enum\_group, 6

BCC\_CID\_DEV11

- Enum\_group, 6

BCC\_CID\_DEV12

- Enum\_group, 6

BCC\_CID\_DEV13

- Enum\_group, 6

BCC\_CID\_DEV14

- Enum\_group, 6

BCC\_CID\_DEV15

- Enum\_group, 6

BCC\_CID\_DEV2

- Enum\_group, 6

BCC\_CID\_DEV3

- Enum\_group, 6

BCC\_CID\_DEV4

- Enum\_group, 6

BCC\_CID\_DEV5

- Enum\_group, 6

BCC\_CID\_DEV6

- Enum\_group, 6

BCC\_CID\_DEV7

- Enum\_group, 6

## BCC\_CID\_DEV8

- Enum\_group, 6

BCC\_CID\_DEV9

- Enum\_group, 6

bcc\_cid\_t

- Enum\_group, 5

BCC\_CID\_UNASSIG

- Enum\_group, 6

BCC\_CMD\_NOOP

- bcc\_communication.h, 41

bcc\_communication.c

- BCC\_HAS\_TAG\_ID\_MC33771, 38
- BCC\_HAS\_TAG\_ID\_MC33772, 39

bcc\_communication.h

- BCC\_CMD\_NOOP, 41
- BCC\_GET\_MSG\_DATA, 41
- BCC\_GET\_RC, 41
- BCC\_INC\_RC\_IDX, 41
- BCC\_MSG\_IDX\_DATA\_H, 41

BCC\_DEVICE\_MC33771

- Enum\_group, 6

BCC\_DEVICE\_MC33772

- Enum\_group, 6

bcc\_device\_t

- Enum\_group, 6

bcc\_drv\_config\_t, 26

- cellCnt, 26
- commMode, 26
- device, 26
- devicesCnt, 26
- drvData, 26
- drvInstance, 26

bcc\_drv\_data\_t, 27

- cellMap, 27
- rcTbl, 27
- rxBuf, 27
- tagId, 27

BCC\_EEPROM\_Read

- Function\_group, 14

BCC\_EEPROM\_Write

- Function\_group, 15

BCC\_Fault\_ClearStatus

- Function\_group, 15

BCC\_Fault\_GetStatus

- Function\_group, 15

bcc\_fault\_status\_t

- Enum\_group, 7

BCC\_FS\_AN\_OT\_UT

- Enum\_group, 7

BCC\_FS\_CB\_OPEN

- Enum\_group, 7

BCC\_FS\_CB\_SHORT

- Enum\_group, 7

BCC\_FS\_CELL\_OV

- Enum\_group, 7

BCC\_FS\_CELL\_UV



- Enum\_group, 7
- BCC\_FS\_COMM
  - Enum\_group, 7
- BCC\_FS\_FAULT1
  - Enum\_group, 7
- BCC\_FS\_FAULT2
  - Enum\_group, 7
- BCC\_FS\_FAULT3
  - Enum\_group, 7
- BCC\_FS\_GPIO\_SHORT
  - Enum\_group, 7
- BCC\_FS\_GPIO\_STATUS
  - Enum\_group, 7
- BCC\_FuseMirror\_Read
  - Function\_group, 15
- BCC\_FuseMirror\_Write
  - Function\_group, 16
- BCC\_GET\_COM\_ERR\_COUNT
  - bcc\_mc3377x.h, 54
- BCC\_GET\_COULOMB\_CNT
  - bcc\_mc3377x.h, 54
- BCC\_GET\_IC\_TEMP
  - bcc.h, 35
- BCC\_GET\_ISENSE\_AMP
  - bcc.h, 35
- BCC\_GET\_ISENSE\_RAW
  - bcc\_mc3377x.h, 54
- BCC\_GET\_ISENSE\_RAW\_SIGN
  - bcc\_mc3377x.h, 54
- BCC\_GET\_ISENSE\_VOLT
  - bcc.h, 36
- BCC\_GET\_MEAS\_RAW
  - bcc\_mc3377x.h, 54
- BCC\_GET\_MSG\_DATA
  - bcc\_communication.h, 41
- BCC\_GET\_RC
  - bcc\_communication.h, 41
- BCC\_GET\_STACK\_VOLT
  - bcc.h, 36
- BCC\_GET\_VOLT
  - bcc.h, 36
- BCC\_GPIO\_SetOutput
  - Function\_group, 16
- BCC\_GUID\_Read
  - Function\_group, 16
- BCC\_HardwareReset
  - Function\_group, 17
- BCC\_HAS\_TAG\_ID\_MC33771
  - bcc\_communication.c, 38
- BCC\_HAS\_TAG\_ID\_MC33772
  - bcc\_communication.c, 39
- BCC\_INC\_RC\_IDX
  - bcc\_communication.h, 41
- BCC\_Init
  - Function\_group, 17
- BCC\_INIT\_CONF\_REG\_CNT
  - bcc.h, 36
- BCC\_IS\_CELL\_CONN
  - bcc.h, 37
- BCC\_IS\_IN\_RANGE
  - bcc.h, 37
- BCC\_IS\_NULL\_RESP
  - bcc\_spi.c, 57
- BCC\_MAX\_CELLS\_DEV
  - bcc.h, 37
- bcc\_mc3377x.h
  - BCC\_GET\_COM\_ERR\_COUNT, 54
  - BCC\_GET\_COULOMB\_CNT, 54
  - BCC\_GET\_ISENSE\_RAW, 54
  - BCC\_GET\_ISENSE\_RAW\_SIGN, 54
  - BCC\_GET\_MEAS\_RAW, 54
  - BCC\_REG\_GET\_BIT\_VALUE, 55
  - BCC\_REG\_GET\_BITS\_VALUE, 55
  - BCC\_REG\_SET\_BIT\_VALUE, 55
  - BCC\_REG\_SET\_BITS\_VALUE, 55
  - BCC\_REG\_UNSET\_BIT\_VALUE, 55
  - BCC\_SET\_ADC2\_OFFSET, 55
  - BCC\_SET\_ANX\_OT\_TH, 55
  - BCC\_SET\_ANX\_UT\_TH, 55
  - BCC\_SET\_CID, 56
  - BCC\_SET\_CTX\_OV\_TH, 56
  - BCC\_SET\_CTX\_UV\_TH, 56
  - BCC\_SET\_TAG\_ID, 56
  - BCC\_SET\_TH\_ISENSE\_OC, 56
- BCC\_MCU\_Assert
  - Function\_group, 17
- BCC\_MCU\_ReadIntbPin
  - Function\_group, 17
- BCC\_MCU\_TransferSpi
  - Function\_group, 18
- BCC\_MCU\_TransferTpl
  - Function\_group, 18
- BCC\_MCU\_WaitMs
  - Function\_group, 18
- BCC\_MCU\_WaitUs
  - Function\_group, 18
- BCC\_MCU\_WriteCsbPin
  - Function\_group, 18
- BCC\_MCU\_WriteEnPin
  - Function\_group, 19
- BCC\_MCU\_WriteRstPin
  - Function\_group, 19
- BCC\_MEAS\_CNT
  - bcc.h, 37
- BCC\_Meas\_GetRawValues
  - Function\_group, 19
- BCC\_Meas\_IsConverting
  - Function\_group, 19
- BCC\_Meas\_StartConversion
  - Function\_group, 20
- BCC\_Meas\_StartConversionGlobal
  - Function\_group, 20
- bcc\_measurements\_t
  - Enum\_group, 7
- BCC\_MODE\_SPI
  - Enum\_group, 9
- bcc\_mode\_t
  - Enum\_group, 9
- BCC\_MODE\_TPL
  - Enum\_group, 9

BCC_MSG_IDX_DATA_H	BCC_MSR_VBGADC1B
bcc_communication.h, 41	Enum_group, 9
BCC_MSR_AN0	BCC_PackFrame
Enum_group, 8	Function_group, 20
BCC_MSR_AN1	BCC_REG_GET_BIT_VALUE
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_AN2	BCC_REG_GET_BITS_VALUE
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_AN3	BCC_Reg_Read
Enum_group, 8	Function_group, 20
BCC_MSR_AN4	BCC_Reg_ReadSpi
Enum_group, 8	Function_group, 21
BCC_MSR_AN5	BCC_Reg_ReadTpl
Enum_group, 8	Function_group, 21
BCC_MSR_AN6	BCC_REG_SET_BIT_VALUE
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_CC_NB_SAMPLES	BCC_REG_SET_BITS_VALUE
Enum_group, 7	bcc_mc3377x.h, 55
BCC_MSR_CELL_VOLT1	BCC_REG_UNSET_BIT_VALUE
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_CELL_VOLT10	BCC_Reg_Update
Enum_group, 8	Function_group, 21
BCC_MSR_CELL_VOLT11	BCC_Reg_Write
Enum_group, 8	Function_group, 22
BCC_MSR_CELL_VOLT12	BCC_Reg_WriteGlobal
Enum_group, 8	Function_group, 22
BCC_MSR_CELL_VOLT13	BCC_Reg_WriteGlobalTpl
Enum_group, 8	Function_group, 22
BCC_MSR_CELL_VOLT14	BCC_Reg_WriteSpi
Enum_group, 8	Function_group, 23
BCC_MSR_CELL_VOLT2	BCC_Reg_WriteTpl
Enum_group, 8	Function_group, 23
BCC_MSR_CELL_VOLT3	BCC_SET_ADC2_OFFSET
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_CELL_VOLT4	BCC_SET_ANX_OT_TH
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_CELL_VOLT5	BCC_SET_ANX_UT_TH
Enum_group, 8	bcc_mc3377x.h, 55
BCC_MSR_CELL_VOLT6	BCC_SET_CID
Enum_group, 8	bcc_mc3377x.h, 56
BCC_MSR_CELL_VOLT7	BCC_SET_CTX_OV_TH
Enum_group, 8	bcc_mc3377x.h, 56
BCC_MSR_CELL_VOLT8	BCC_SET_CTX_UV_TH
Enum_group, 8	bcc_mc3377x.h, 56
BCC_MSR_CELL_VOLT9	BCC_SET_TAG_ID
Enum_group, 8	bcc_mc3377x.h, 56
BCC_MSR_COULOMB_CNT1	BCC_SET_TH_ISENSE_OC
Enum_group, 7	bcc_mc3377x.h, 56
BCC_MSR_COULOMB_CNT2	BCC_Sleep
Enum_group, 7	Function_group, 23
BCC_MSR_ICTEMP	BCC_SoftwareReset
Enum_group, 8	Function_group, 23
BCC_MSR_ISENSE1	bcc_spi.c
Enum_group, 7	BCC_IS_NULL_RESP, 57
BCC_MSR_ISENSE2	BCC_STATUS_COM_RC
Enum_group, 7	Enum_group, 9
BCC_MSR_STACK_VOLT	BCC_STATUS_COM_TAG_ID
Enum_group, 8	Enum_group, 9
BCC_MSR_VBGADC1A	BCC_STATUS_COM_TIMEOUT
Enum_group, 8	Enum_group, 9

BCC_STATUS_CRC	BCC_CID_DEV8, 6
Enum_group, 9	BCC_CID_DEV9, 6
BCC_STATUS_DIAG_FAIL	bcc_cid_t, 5
Enum_group, 9	BCC_CID_UNASSIG, 6
BCC_STATUS_EEPROM_ERROR	BCC_DEVICE_MC33771, 6
Enum_group, 9	BCC_DEVICE_MC33772, 6
BCC_STATUS_EEPROM_PRESENT	bcc_device_t, 6
Enum_group, 9	bcc_fault_status_t, 7
BCC_STATUS_NULL_RESP	BCC_FS_AN_OT_UT, 7
Enum_group, 9	BCC_FS_CB_OPEN, 7
BCC_STATUS_PARAM_RANGE	BCC_FS_CB_SHORT, 7
Enum_group, 9	BCC_FS_CELL_OV, 7
BCC_STATUS_SPI_BUSY	BCC_FS_CELL_UV, 7
Enum_group, 9	BCC_FS_COMM, 7
BCC_STATUS_SPI_INIT	BCC_FS_FAULT1, 7
Enum_group, 9	BCC_FS_FAULT2, 7
BCC_STATUS_SUCCESS	BCC_FS_FAULT3, 7
Enum_group, 9	BCC_FS_GPIO_SHORT, 7
bcc_status_t	BCC_FS_GPIO_STATUS, 7
Enum_group, 9	bcc_measurements_t, 7
BCC_TPL_Disable	BCC_MODE_SPI, 9
Function_group, 24	bcc_mode_t, 9
BCC_TPL_Enable	BCC_MODE_TPL, 9
Function_group, 24	BCC_MSR_AN0, 8
BCC_VerifyCom	BCC_MSR_AN1, 8
Function_group, 24	BCC_MSR_AN2, 8
BCC_VerifyComSpi	BCC_MSR_AN3, 8
Function_group, 24	BCC_MSR_AN4, 8
BCC_VerifyComTpl	BCC_MSR_AN5, 8
Function_group, 24	BCC_MSR_AN6, 8
BCC_WakeUp	BCC_MSR_CC_NB_SAMPLES, 7
Function_group, 25	BCC_MSR_CELL_VOLT1, 8
cellCnt	BCC_MSR_CELL_VOLT10, 8
bcc_drv_config_t, 26	BCC_MSR_CELL_VOLT11, 8
cellMap	BCC_MSR_CELL_VOLT12, 8
bcc_drv_data_t, 27	BCC_MSR_CELL_VOLT13, 8
commMode	BCC_MSR_CELL_VOLT14, 8
bcc_drv_config_t, 26	BCC_MSR_CELL_VOLT2, 8
device	BCC_MSR_CELL_VOLT3, 8
bcc_drv_config_t, 26	BCC_MSR_CELL_VOLT4, 8
devicesCnt	BCC_MSR_CELL_VOLT5, 8
bcc_drv_config_t, 26	BCC_MSR_CELL_VOLT6, 8
drvData	BCC_MSR_CELL_VOLT7, 8
bcc_drv_config_t, 26	BCC_MSR_CELL_VOLT8, 8
drvInstance	BCC_MSR_CELL_VOLT9, 8
bcc_drv_config_t, 26	BCC_MSR_COULOMB_CNT1, 7
Enum_group, 5	BCC_MSR_COULOMB_CNT2, 7
BCC_CID_DEV1, 6	BCC_MSR_ICTEMP, 8
BCC_CID_DEV10, 6	BCC_MSR_ISENSE1, 7
BCC_CID_DEV11, 6	BCC_MSR_ISENSE2, 7
BCC_CID_DEV12, 6	BCC_MSR_STACK_VOLT, 8
BCC_CID_DEV13, 6	BCC_MSR_VBGADC1A, 8
BCC_CID_DEV14, 6	BCC_MSR_VBGADC1B, 9
BCC_CID_DEV15, 6	BCC_STATUS_COM_RC, 9
BCC_CID_DEV2, 6	BCC_STATUS_COM_TAG_ID, 9
BCC_CID_DEV3, 6	BCC_STATUS_COM_TIMEOUT, 9
BCC_CID_DEV4, 6	BCC_STATUS_CRC, 9
BCC_CID_DEV5, 6	BCC_STATUS_DIAG_FAIL, 9
BCC_CID_DEV6, 6	BCC_STATUS_EEPROM_ERROR, 9
BCC_CID_DEV7, 6	BCC_STATUS_EEPROM_PRESENT, 9

- BCC\_STATUS\_NULL\_RESP, 9
- BCC\_STATUS\_PARAM\_RANGE, 9
- BCC\_STATUS\_SPI\_BUSY, 9
- BCC\_STATUS\_SPI\_INIT, 9
- BCC\_STATUS\_SUCCESS, 9
- bcc\_status\_t, 9
- Function\_group, 10
  - BCC\_CB\_Enable, 13
  - BCC\_CB\_Pause, 13
  - BCC\_CB\_SetIndividual, 13
  - BCC\_CheckCRC, 14
  - BCC\_CheckRcTagId, 14
  - BCC\_EEPROM\_Read, 14
  - BCC\_EEPROM\_Write, 15
  - BCC\_Fault\_ClearStatus, 15
  - BCC\_Fault\_GetStatus, 15
  - BCC\_FuseMirror\_Read, 15
  - BCC\_FuseMirror\_Write, 16
  - BCC\_GPIO\_SetOutput, 16
  - BCC\_GUID\_Read, 16
  - BCC\_HardwareReset, 17
  - BCC\_Init, 17
  - BCC\_MCU\_Assert, 17
  - BCC\_MCU\_ReadIntbPin, 17
  - BCC\_MCU\_TransferSpi, 18
  - BCC\_MCU\_TransferTpl, 18
  - BCC\_MCU\_WaitMs, 18
  - BCC\_MCU\_WaitUs, 18
  - BCC\_MCU\_WriteCsbPin, 18
  - BCC\_MCU\_WriteEnPin, 19
  - BCC\_MCU\_WriteRstPin, 19
  - BCC\_Meas\_GetRawValues, 19
  - BCC\_Meas\_IsConverting, 19
  - BCC\_Meas\_StartConversion, 20
  - BCC\_Meas\_StartConversionGlobal, 20
  - BCC\_PackFrame, 20
  - BCC\_Reg\_Read, 20
  - BCC\_Reg\_ReadSpi, 21
  - BCC\_Reg\_ReadTpl, 21
  - BCC\_Reg\_Update, 21
  - BCC\_Reg\_Write, 22
  - BCC\_Reg\_WriteGlobal, 22
  - BCC\_Reg\_WriteGlobalTpl, 22
  - BCC\_Reg\_WriteSpi, 23
  - BCC\_Reg\_WriteTpl, 23
  - BCC\_Sleep, 23
  - BCC\_SoftwareReset, 23
  - BCC\_TPL\_Disable, 24
  - BCC\_TPL\_Enable, 24
  - BCC\_VerifyCom, 24
  - BCC\_VerifyComSpi, 24
  - BCC\_VerifyComTpl, 24
  - BCC\_WakeUp, 25
- rcTbl
  - bcc\_drv\_data\_t, 27
- rxBuf
  - bcc\_drv\_data\_t, 27
- Struct\_group, 10
- tagId
  - bcc\_drv\_data\_t, 27