on one slip flop at a time, beginning

with the moss a ring counter may be word for flip flop selection.

(L7) control King counter Logic | -- Wlines }, block canter 1- Nitmes-Level Amplifiers - Nitimes Ladder Comp J- wares] Digital outputs Analy /P 71000 0100 X8 LSR 3state Digital ofp Analy /P

- The successive approximation method (48) thus is the process of approximation method the anodog voltage by trying I bit at a time beginning with the MSB.
 - The operation is shown in diagram form in (b).
 - -) It can be seen from this diagram that each conversion takes the same time and requires one conversion cycle for each bit.
 - Thus the total conversion time is equal to the number of bits, n times the time required for one conversion cycle.
 - one cycle of the clock.
 - All the logic blocks inside the dashed line are frequently constructed on a single most chip, this chip is called for a a successive approximation register (sAR).
 - Ap converter that includes an SAR,

 D/A conversion capabilities, control logic

 and buffered digital outputs in a

 28 pm DIP.

The ADC 0804 -

- -) ADCOROLIS a very popular & inexpensive A/D converter which is available from a number of different manufacturers, including number of different manufacturers, including
- The is an 8 bit cmos microprocenor compatible successive-approximation A/D converted that is supplied in a 20 pin
- It is capable of digitizing an analog input voltage within the range o to +5 vdc.
 - -> It has a single LC supply voltage usually toude.
 - -) The controls are wired such that the converter operates continuously.
 - -> This is the so called free-running mode
 - The frequency of operation according to $f = \frac{1}{1.1 \, (RC)} = \frac{1}{1.1 \, x \, (ioh \, s. \, x \, 150pF)}$
 - = 607 kHZ
- -> A momentarily activation of the START switch is necessary to begin spenation.

section counters?

- Another method for reducing the total conversion time of a simple counter converter is to divide the counter into sections.
 - -> such a configuration is called a section counter.
 - -) Assume that we have a standard 8
 bit counter.
 - → If the counter is divided into two equal counters of 4 5.15 each, we have a so than converter.

At this point the four LSB: one all reset, and this section of the counter is then advanced until the ladder voltage equals the input voltage.

-> rotice that a maximum of 2 = 16 counts is required for each section to count full scale.

-> Thus this method requires only $2 \times 2^4 = 2^5 = 32$ counts to reach full scale.

This is a considerable reduction over the $2^8 = 256$ counts required for the stronght 8 bit counter.

This type of converter is quite often used for digital voltmeters, since it is very convinient to divide the counters by countr of 10.

one of the digits of the decimal no.

- -> since Alp converter is a closed loop system involving both analog & digital systems, the overall accuracy must include errors from both the analog of digital Positions
 - -) In determining the overall accuracy; to is easiest to separate the two sources of error.
 - -) If we assume that all the components are operating properly, the -source of digital error is simply determined by the resolution of the system.
 - In digitaling an analog of, we are trying to represent a continuous analog of by an equivalent set of digital numbers.
 - The simple fact that the ladder voltage deads to digital error in the system.
 - -) This error is often called quantization error.

 and it can be commonly ±1 bit.
 - -) If the compendor is centred, as with continuous converts, the quantization error can be con made ± ½ LSB.

-) The error in the comparator is centred around variations in the de switching point.

The de switching point is the difference between the input voltage levels that cause the output to change state

-) variations in switching are due to primarily of the offset, gain and linearily of the comparator.

These parameters usually vary stightly with input voltage levels & quite often with temperature.

-) It is these changes which give rise to the analog error in the system.

An important measure of converter performance is given by differential differential variable, which is a measure of the variation in voltage step size that causes the converter to change from one state to next.

-> It is morely expressed as a percent of the avelage step size.

- In general, it is considered good practice to construct converters having analog and digital errors of approximately the Same magnitudes.
- There are many arguments for and against this and any final against would have to depend on the situation.
 - As on example, on 8 bit converter would have a quantization error of 1/256 = 0-4 percent.
 - The would then seem reasonable to construct this converter to an accuracy of o.s percent in an effort to achieve an overall accuracy of 1.0 percent.
 - This might mean constructing the ladder to an accuracy of 0.1 percent, the companator to an accuracy of 0.2 percent and so on, since these errors are all accumulative.

Example 12.13

what overall accuracy could one reasonably expect from the construction of a 10 bit A/D converter?

-) A 10 bit converter has a quantization error of $\frac{1}{1024} = 0.1$ percent.

If the analog portion can be constructed to an accuracy of 0.1 percent, it would seem reasonable to strive for an overall accuracy of 0.2 percent.