



## COMPUTER ENGINEERING

### DLCA ODD SEM 2021-22/EXPERIMENT 1

NAME:- GAURAV AMARNANI (D7A. 67)

DLCOA Experiment 1

Name: Gaurav Amarnani  
Class: D2A, Roll No. 67.

Date \_\_\_\_\_  
Page \_\_\_\_\_

**Aim:** To study and verify the truth table of various logic gates using IC.

**Theory:** To study and verify the truth table of various logic gates using IC.


**1) AND Gate:**

The AND gate performs logical multiplication. The output is high when all input is high and low if any one of the input is low logical AND function.

$$Y = A \cdot B$$

Truth Table

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1



**2) NOT Gate**


The NOT gate performs inverting or complementing operation. It is thus as inverter. Then output is high when input is low and vice versa.

Logical NOT operation:

$$Y = A = \bar{A}$$

### Truth Table

A	$Y = \bar{A}$
0	1
1	0




### 3) OR Gate:

An OR gate with  $N$  inputs and one output. The OR operation is defined as the output of an OR gate is 1 if and only if one or more inputs are 1.

logical operation:  
 $Y = A + B$

### Truth Table:

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



### 4) NOR Gate

The NOR gate is a OR gate with input inverted where the OR gate allows the output to be true if any one or more of its inputs are true. The NOR inverts this and forces the output to logic 0 when any input is true.

### Truth Table

A	$Y = \bar{A}$
0	1
1	0




### 3) OR Gate:

An OR gate with  $N$  inputs and one output. The OR operation is defined as the output of an OR gate is 1 if and only if one or more inputs are 1.

logical operation:  
 $Y = A + B$

### Truth Table:

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1




### 4) NOR Gate

The NOR gate is a OR gate with input inverted where the OR gate allows the output to be true if any one or more of its inputs are true. The NOR inverts this and forces the output to logic 0 when any input is true.



### Truth Table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1




### 5) NAND gate :

The NOT AND operation is known as the NAND operation. The gate has an input AND gate followed by a NOT gate. The NAND is an AND gate with the complement of the output.

### Truth Table

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0







### Conclusion :





I have verified the truth table of various logic gates and proved the results.

**OUTPUT:**



**Or gate :**







## And Gate



## Not Gate







## Nand Gate









## Nor gate



## Ex Or gate



### Ex nor gate

