

COMPUTER ENGINEERING

DLCA ODD SEM 2021-22/EXPERIMENT 2

NAME:- GAURAV AMARNANI (D7A. 67)

	Experiment No-2
	Aim:-Implement To design and Verify Harf Adder Circuit
	Software used: Virtual labs
	Theory:
0	Half Adder:
	Half Adder is a Combinational logic Circuit with two inputs and two outputs which carries out addition of two "single" bit numbers. The Circuit has two outputs namely "sum" and carry The block diagram is shown below. The half adder circuit is suppose to add two single bit binary numbers A and B
	inputs A > Sum (s) inputs Carry (c)
	logic diagram Sum S= AB+AB
Sundaram	FOR EDUCATIONAL USE

	Truth table: John Collins Sum
	Carry C2 AB
	Conclusion: Hence we have verified the truth table of Haif Adder and proved the results.
(Jundaram)	FOR EDUCATIONAL USE

OUPUT:

Half Adder







