



Mechatronics & Robotics

All about Arduino and ATMega

Arduino boards: UNO



Digital Output / PWM / Serial Pins



Some interesting facts about Arduino!

The Arduino project started in 2005 as a program for students in Italy to provide a low-cost and easy way for begineers to create devices which can interact with other devices and environment using sensors and actuators.

Arduino is a open source hardware and software company who has permitted manufacturing of Arduino boards and kits by anyone.

Arduino boards use a variety of Micro Controllers on them.

Some interesting facts about Arduino!


Arduino boards consist of an Atmel make 8-bit AVR MuC like ATMega 8, ATMega168, ATMega 328, ATmega1280, ATMega 2560 etc.


The software – Program for Arduino hardware may be written in any programming language with compilers that can convert the program to binary machine code.

Atmel provides a development environment - AVR Studio (older) and Atmel Studio (newer)




Pin diagram of ATMega328P





ARDUINO UNO R3 SMD PINOUT



- 1) 8 bit MuC with 32 KB flash memory
- 2) 1 KB EEPROM with 2 KB internal SRAM
- 3) Total of 28 pins
- 4) 14 pins are digital i/o pins. 6 of which can be used for PWM o/p
- 5) 6 pins are for analog input
- 6) Thus, 14 + 6 = 20 pins for i/o
- 7) Internal ADC is available. 3 pins for control of analog i/p
- 8) 2 pins for clock and 2 pins for power
- 9) 1 pin for Reset
- 10) Arduino UNO board uses 16MHz crystal frequency. But crystal frequency ranging from 4 MHz to 40 MHz can be used.

- 11) ATMega328P has 3 Ports Port B, Port C and Port D. 12) Port B and Port D are digital ports – 8 pins each. 13) Port B – Pin PB0 to PB7 (including 2 **XTAL** pins) (Pin 14, 15, 16, 17, 18, 19, **9, 10**) 14) Port D - Pin PD0 to PD7 (including 2 RX and TX pins) (Pin 2, 3, 4, 5, 6, 11, 12, 13) 15) Port C is an analog Port – with **7** pins. 16) Port C – Pin PC0 to PC6 (including **Reset** pin) (Pin 23, 24, 25, 26, 27, 28, **1**)
- 17) Total digital pins of B and D together 14


- 18) AVR is series of MuCs developed by Atmel.
- 19) Harvard RISC architecture is used.
- 20) Separate memories and buses for program and data.
- 21) Instructions are executed with a single level pipelining.
- 22) While one instruction is being executed, the next instruction is pre-fetched from the program memory.

- 23) 16 MHz quartz crystal
- 24) Operating voltage 1.8 5.5 V
- 25) Max. DC current for i/o pins at 5 V = 20 mA
- 26) Max. DC current for i/o pins at 3.3 V = 50 mA
- 27) Temperature range = -40 deg. C to +105 deg. C
- 28) 8 bit 32 registers.
- 29) 23 general purpose i/o lines.
- 30) Most of the instructions need single cycle for execution.
- 31) 6 channel, 10 bit ADC

- 32) 2 timers / counters 8 bit.
- 33) 1 timer / counter 16 bit.
- 34) 1 Real time counter (RTC)
- 35) 1 SPI Serial Peripheral Interface
- 36) 1 USART Universal Synchronous Asynchronous Receiver
 Transmitter
- 37) Chip can be locked through s/w for security.
- 38) Read while Write capacity

Port D - Pin PD0 to PD7 -

Port D – Pin PD0 to PD7
– Pin 2, 3, 4, 5, 6, 11, 12, 13.
Port D is 8 bit bidirectional digital port including RXD on pin 2 and TXD on pin 3.



Port B - Pin PB0 to PB7 -

Port B - Pin PB0 to PB7 -

Pin 14, 15, 16, 17, 18, 19, **9, 10.**

If selected through settings, PB6 and PB7

(pins 9 and 10) can be connected to the


external oscillator. If internal chip clock is

used, then two pins can be used as i/p

for the Asynchronous timer/counter -

TOSC1 and TOSC2 through ASSR

(Asynchronous Status Register)



Port C - Pin PC0 to PC6 Pin 23. 24, 25, 26, 27, 28, 1
Port C is a 7 bit bidirectional i/o
port.

(PCINT14/RESET) PC6 PC5 (ADC5/SCL/PCINT13) (PCINT16/RXD) PD0 PC4 (ADC4/SDA/PCINT12) (PCINT17/TXD) PD1 PC3 (ADC3/PCINT11) (PCINT18/INT0) PD2 PC2 (ADC2/PCINT10) (PCINT19/OC2B/INT1) PD3 PC1 (ADC1/PCINT9) (PCINT20/XCK/T0) PD4 PC0 (ADC0/PCINT8) VCC GND GND AREF PCINT6/XTAL1/TOSC1) PB6 AVCC SC2) PB7 PB5 (SCK/PCINT5) 3/T1) PD5 PB4 (MISO/PCINT4) IN0) PD6 PB3 (MOSI/OC2A/PCINT3) IN1) PD7 PB2 (SS/OC1B/PCINT2)

PB1 (OC1A/PCINT1)

CP1) PB0

Pin 1 – PC6 (RESET) – This Pin by default is used as RESET pin. Active low required for longer than 1 pulse length. Additional function - PC6 can be used as i/o pin when RSTDISBL Fuse is programmed.

```
Port C - Pin PC0 to PC5 - 6 Analog pins
```

Pin 28 – PC5 – Analog pin/Serial bus clock SCL / Ext. Interrupt pin

Pin 27 – PC4 – Analog pin/Serial bus data SDA / Ext. Interrupt pin

Pin 26 – PC3 – Analog pin / Ext. Interrupt pin

Pin 25 – PC2 – Analog pin / Ext. Interrupt pin

Pin 24 – PC1 – Analog pin / Ext. Interrupt pin

Pin 23 - PC0 - Analog pin / Ext. Interrupt pin

Pin PC0 to PC5 – Above 6 Analog pins can be programmed to handle digital i/o data as well. (These are not dedicated analog pins)

Question - In all, how many pins can handle digital data?

Pin 7 – VCC – Connected to positive voltage (1.8 V to 5.5 V)

Pin 8 – GND – This is ground (0V) for digital connections.

Pin 20 – AVCC – Supply voltage pin for ADC. This is to be connected to Vcc even if ADC is not being used. When ADC is being used, it should be connected to Vcc through a inductor. (low pass filter)

Pin 21 – AREF – This is for **external** analog reference voltage pin for the ADC.

Pin 22 – GND – This is ground (0V) for analog connections.


Status Register of ATMega328P

The Status Register contains information about the result of the recent arithmetic instruction executed. This information can be used for conditional decisions.


The Status Register is updated after any ALU operations is over.

The Status Register is not automatically stored when entering an interrupt routine or restored when returning from an interrupt. This must be handled by software.





Bits of the Status Register tell about the latest information of the arithmetic results in the ALU of the Accumulator.




Bit 0 - C Carry Flag

This bit is required in unsigned arithmetic or logic operations.

If $C = 1 \rightarrow a$ Carry is generated out of MSB (9th place).


If $C = 0 \rightarrow$ a Carry is not generated out of MSB.



Bit 1 - Z Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation.

- **Z bit= 1** means the operation has given answer as 0.
- **Z bit= 0** means the operation has given answer as non zero number.




Bit 2 - N Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation in the Acc.

The MSB in Acc represents sign of the number in signed arithmetic operations.

MSB = $1 \rightarrow -ve$ number. $N = 1 \rightarrow result$ is -ve number

MSB = $0 \rightarrow$ +ve number. N = $0 \rightarrow$ result is +ve number




Bit 3 – V Overflow Flag

The MSB represents sign of the number in signed arithmetic operations.


 $MSB = 1 \rightarrow a$ -ve number.

 $MSB = 0 \rightarrow a + ve number.$

B3 will be set to 1, if there occurs a Carry from Bit 6 to 7 in Acc. B3 = 0 (cleared) if there is no Carry in Acc.



V Example: 120 + 10 = 130 (decimal) 120=78h and 10=Ah Add 0111 1000 + 0000 1010 $1000\ 0010 = 130$ but there is a carry from bit 6 to bit 7, thus bit V will be set to 1. What about bit N = ??**Bit N will also be set to 1** as MSB = 1 i.e. Negative number! This is absolutely wrong! $120 + 10 = 1000 \ 0010 = -2 \ ??$ Status of bit $S = V \oplus N = ? = 0$. This is the correct result. Thus, Ex-OR will rectify the result.



Bit 5 - H Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some unsigned arithmetic operations. Half Carry Flag is useful in BCD arithmetic. Bit = 1 if there is a Carry from **lower nibble** to **higher nibble** during arithmetic operations.

Bit = 0 if there is no such Carry from LN to HN.

Ex. - Find status of H bit for


1) 0Dh + 15h and 2) 16h + 16h addition.

Ex. - Find status of H bit for1) 0Dh + 15h and 2) 16h + 16h addition.

Higher Nibble is same in both cases. What about

$$H bit = ??$$

$$H bit = ??$$



Bit 6 - T

Bit Transfer - Copy and Storage bit

A bit from some Register from Register file can be copied into T by Bit Store instruction – BST.

OR

A bit in T is copied and loaded into some other Register from Register file. Bit Load instruction – BLD

Thus the T-bit becomes either a source or a destination.

Status Register of ATMega328P B6 B5 B4 B3 B2 B₀ N Bit 7 - I Global Interrupt Enable If set to 1, all the Interrupts are enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable bit B7 is cleared i.e. made 0, all the interrupts are disabled irrespective of the individual interrupt enable settings.

Memory Structure of ATMega328P


These are the two states for the transistors in the Flip Flop circuit. One transistor is CUT OFF while the other is SATURATED.

A transistor that is OFF is said to be in CUT-OFF condition.

and one that is fully turned ON is said to be SATURATED.




Memory Structure of ATMega328P



Basic memory building block

Memory Structure of ATMega328P



Memory Structure

- I) Memory in a microcontroller is a space wherea) Data, b) Program Instructions and c) Control instructions are stored.
- 2) Memory is always divided in multiple small parts called as memory locations.

- 3) Every memory location is of same size which will store some data in it.
- 4) To access the data in the memory, each memory location is allotted an identifying unique binary number called as **address**.

Memory Structure

- 5) Byte addressable memory The length of data is 1 Byte only.
- 6) Word addressable memory The length of data is a Word of 2 Bytes,4 Bytes or 8 Bytes etc. (Architecture specific)
- 7) If more than I Byte of data is to be stored in Byte Addressable Memory, then consecutive locations are used to store the data.

Memory Structure

Types of memory used depends upon the specific purpose of memory and the features of that memory.

- 1) Flash Memory –
- 2) Cache Memory –
- 3) EEPROM –
- 4) SRAM –
- 5) DRAM –
- 6) Virtual Memory –

Memory Structure :-

Types of memories – depends upon the specific purpose of memory.

- I) Main or Primary memory contains the program currently being executed by CPU. Moderate speed and Small size. Usually Volatile. Mandatory.
- 2) Associative or Secondary memory Programs currently not being used. Slowest but Large size. This is in the form of CD, DVD, ext hard disc etc. Non-volatile. Optional.
- 3) Cache memory For storage of current and frequently required instructions of the program. Very fast but Smallest in size. Cache is used to reduce the average time to access data from the main memory. Acts as a buffer between CPU and main memory.

Memory Structure

3) Flash Memory -

Flash memory is non-volatile advanced type of "EEPROM" (Electrically Erasable Programmable ROM). Mostly used in Microcontrollers and other electronics devices to store the firmware.

- 1) Can be quickly erased and programmed, so called as Flash.
- 2) Performs high speed read, erase and write operations.
- 3) Has a limited number of erase and write cycles. (10000 times) This number is increasing day by day.
- 4) Smaller in size. Limited life.
- 5) Used in Cars, Cameras, Cell phones, Digital diaries etc.
- 6) Two types NAND flash and NOR flash



Memory Structure :-

3) Cache memory – SRAM type - Cache memory has 3 levels. viz. L1, L2 and L3.

Level I Cache

Level 2 Cache


Level 3 Cache

Very Fast, very costly, lies inside the CPU. Few KBs e.g. 32 or 64 KB

Medium Fast, Moderate cost, lies inside or outside the CPU.
e.g. 256 KB or 512 KB.

Slow, Low cost, lies outside the CPU, optional. e.g. 8 MB, 16 MB etc.


But still all types are faster than RAM




Cache memory – Relative size and location in CPU. SRAM type - Cache memory - L1, L2 and L3.

D – Data / I - Instruction

Memory Structure





(B) single-transistor DRAM cell


SRAM (Static RAM) | Memory Structure | DRAM (Dynamic RAM) 1) Used as Cache memory Used as Main memory 2) Very fast speed Fast 3) Costliest of all Cheaper than SRAM 4) Low density (6 Tr per cell but has High density (1 Cap per cell but few cells) has more cells) 5) High manufacturing cost Low manufacturing cost 6) Data is stored in the form of Data is in the form of voltage voltage developed between two across a charged Capacitor which gets slowly discharged. cross coupled 6 or 4 transistors forming an inverter. Made up of capacitors, so 7) Made up of transistors thus, requires periodic refreshing. periodic refreshing is not required, (few hundred times in a second) thus called as Static. Thus called as Dynamic. 8) Low power consumption. High power consumption.

Memory Structure


Virtual Memory – Virtual memory is a feature of an operating system (OS) that allows a computer to compensate for shortages of physical memory by temporarily transferring pages of data from random access memory (RAM) to disk storage.

Virtual Memory is not included as it is not actual memory.

Virtual memory gives a feel / illusion of having a large RAM.



Memory Structure in ATMega328P



Register File of General purpose Registers of ATMega328P

-	Register
	R31
	R30
	R29
	R28
	R27
	R
	R
Г	R4
	R3
	R2
	RI
	R0

Address
0xIF
0xIE
0xID
0xIC
0xIB
0x
0x
0x04
0x03
0x02
0x01
0x00


R0 to R31

0x00 to 0x1F

i.e. 32 locations

0x..... means it is a hexadecimal number

The X, Y and Z registers of ATMega328P can additionally work as 16 bit address pointers for indirect addressing to all the remaining registers in the register file. (R26 to R31)



Register **SREG** SPH SPL **OCRO** • **TWDR TWAR TWSR TWBR**

Address

0x5F0x5E 0x5D0x5C • 0x230x22 0x21 0x20

Register File of SFRS Special Function
Registers of
ATMega328P

32 to 95
i.e. next 64 locations
(0x20h to 0x5Fh)

Address

0x00FF

160 extended I/O registers for extra peripherals
0x0060 to 0x00FF


Address

0×08FF	
	1
	1
	1
	1
•••••	
0x0100	1

General Purpose SRAM of ATMega328P

0x0100 to 0x08FF = 2048

Memory Structure in ATMega328P – Data Memory Map



Addressing mode – It is a way to tackle / handle the Operand i.e. the Data or a way to deal with the Data.

- 1) Immediate addressing mode
- 2) Register addressing mode
- 3) Direct addressing mode
- 4) Register Indirect addressing mode
- Register Indirect addressing mode with displacement Register Indirect addressing mode (with pre-decrement and post-increment)
- 6) I/O direct addressing mode



1) Immediate addressing mode - Single register mode - deals with the contents of a single register directly.

Format -> Instruction Register, (Number) e.g.

LDI R18, 0x3C; Load immediately

INC R20; Increment

AND R22, 0b00110101 ANDing

Register should be between R16 to R31 only.

Thus LDI R12, 0x3C; is illegal

0 <= Number <= 255 i.e. FFh only (as 8 bit)</pre>

Thus LDI R18, 0x013C; is illegal



1) Immediate addressing mode - Single register mode -

```
LDI R22, 0x3C;
AND R22, 0b00110101 Find contents of R22
```

00111100

00110100

= 34h = answer

LDI R22, 0x3C;

OR R22, 0b00110101

Find contents of R22

00111101

3D = contents of R22

- 2) Register addressing mode (direct) -
- A) deals with the contents of two registers.

Format -> Instruction Register I, Register 2

ADD R18, R19; Add contents of R19 to R18, result stored in R18

SUB R20, R21; Subtract contents of R21 from R20, result in R20

MOV R22, R23; copy contents of R23 to R22

Register should be between R16 to R31

0 <= Number <= 255 (as 8 bit)



- 3) Direct addressing mode -
- B) Deals data between a register and a memory location.

```
Format -> Instruction Register, Address
```

OR Instruction Address, Register

e.g.

LDS R20, 0x0045 data at memory location 0045H will be

loaded into R20 (Load from Data Space)

STS 0x0045, R20 Contents of R20 will be stored at memory

location 0045H (STore direct to Data Space)



3) Direct addressing mode -

LDS 0x0095, 0x0045 \rightarrow what is meaning of this?

This is illegal, as a <u>data can not be directly loaded into a memory</u> <u>location. OR can not be moved from one memory location into another memory location.</u>

It has to be transferred through a register only !!

Remember!

LDS R22, 0x0045 \rightarrow what is meaning of this? LDI R22, 0x45 \rightarrow what is meaning of this?

LDS R22, 0x0045

(Load from data space)

→ Data is at memory location 45H which will be moved into R22.

LDI R22, 0x45 → Actual data is the number 45H (Load immediate) which will be moved into R22

4) Register indirect addressing mode – uses X, Y or Z registers as pointers to indicate the memory location where data is stored.

```
e.g.

LDI XL, 0x40 → 40H is loaded in lower of X

LDI XH, 0x02 → 02H is loaded in higher of X

LDS R20, X → (Load indirect) contents of memory

location 0240H are copied into R20
```


4) Register indirect with displacement :-

```
e.g.
                    → control will go to Y, (consider YL and YH)
LD R18, Y
                       find the 16 bit number in it,
(Load Indirect)
                        treat it as address,
                        find the data at that address and
                       load that data in R18.
LDD R19, Y+0x10 \rightarrow Load contents of memory location Y+0x10 to R19
(Load Indirect with Displacement)
STD X+0x05, R20 \rightarrow Contents of R20 are stored at memory location
                       X + 0 \times 0.5
```

Find the output of Answer = R18 = 2Bh R22 = 2BhY = 0135h0x0135 = 2Bhe.g. (Load immediate) LDI R22, 0x2B 55 55 LDI YL, 0x35 LDI YH, 0x01 55 (Store Direct to SRAM) 55 STS 0x0135, R22 55 (Load Direct from SRAM) **LDS R18, Y**

What are contents of R18, R22, Y, 0x0135 after execution of all the instructions above?

What is the actual data in each location and register?



How to transport a data of 300 different nos. to 300 consecutive memory locations?

5) A) Register indirect with post-increment –

How to do this?

5) B) Register indirect with pre-decrement -

5) A) Register indirect with post-increment –

```
LDI R16, 0x20
                             (for e.g. counter set = 20)
         LDI R20, 0xFF
          OUT DDRB, R20
                             (All pins of Port B defined as output)
         LDI ZL, 0x90
                             (Lower byte of Z = 90)
         LDI ZH, 0x00
                             (Higher byte of Z = 00)
                             (Go to memory location 0090 pointed by Z and copy the
L1:
         LDS R20, Z
                             data to R20)
         INC ZL
                             (increment pointer: 90 \rightarrow 91)
          OUT PORTB, R20
                             (contents of R20 i.e. data is sent to Port B)
         DEC R16
                             (decrement counter: 20 \rightarrow 19)
          BRNE L1
                              (if R16 is not equal to 0, continue the loop -
                                       BRNE = Branch (Loop) if not equal to 0)
```

5) A) Register indirect with pre-decrement / increment -

LD R17, - Z : Data in Z will be

: Data in Z will be decremented first and then loaded in R17

e.g. suppose Z contains a 16 bit address. Just e.g. Z = 0234h.

Thus, data at the address 0233h will be loaded in R17

After this, Z will have 0233h in it. (which is actually an address)

LD R17, + Z : Data in Z will be incremented first and then loaded in R17

e.g. suppose Z contains a 16 bit address. e.g. Z = 0234h.

Thus, data at the address 0235h will be loaded in R17.

After this, Z will have 0235h in it. (which is actually an address)

5) B) Register indirect with post-increment / decrement -

LD R17, Z + : Data in Z will be loaded in R17 and then incremented by I.

e.g. Suppose Z contains a 16 bit address. e.g. Z = 0234h.

Thus, data at the address 0234h will be loaded in R17.

After this, Z will have 0235h as data in it (which is actually an address)


LD R17, Z - : Data in Z will be loaded in R17 and then decremented by I.

e.g. Suppose Z contains a 16 bit address. e.g. Z = 0234h.

Thus, data at the address 0234h will be loaded in R17

After this, Z will have 0233h as data in it (which is actually an address)

Memory Structure in ATMega328P



6) I/O direct addressing mode – This is a Special addressing mode to access the 64 i/o registers in the ATMega328P from 0x0020 to 0x005F.

Only IN and OUT instructions are used.

To understand the **I/O direct addressing mode**, we should first know **DDR**, **PORT** & **PIN** registers.

The 3 I/O registers - DDRx, PORTx and PINx

There are 3 very important registers used to handle / control the i/o operations of different ports using GPIO pins. They are called as i/o registers.

- Data Directions Register DDRx
- 2) Port Output Register PORTx
- 3) Pin Input Register PINx
 - where x is the name of the port (B, C or D)

Data Directions Register – DDRx of ATMega328P

Data Directions Register – DDRx (....x is the port B, C or D)
All the digital pins can work as an input pin or an output pin.

DDRx will decide whether a pin would be used as i/p pin or o/p pin.


If the corresponding bit in the DDR is HIGH (1), the pin will work as OUTPUT pin – **eligible to Deliver the data.**

If the bit in the DDR is LOW (0), the pin will work as INPUT pin – **eligible to Accept the data.**

DDR of ATMega328P


e.g. DDRD = 0xB5; A Hexa no. B5 is pushed in DDRD OR

DDRD = 0b1011 0101; A binary no. 10110101 is pushed in DDRD



1 =output pin = deliver the data 0 =input pin =accept the data

output and input w.r.t. whom ??



PORTx and PINx registers of ATMega328P

Once the DDR decides whether a pin is configured for outputting the data or inputting the data

then the PORTx register decides whether a pin should *deliver* a *HIGH* output or a *LOW* output.

Similarly the PINx register decides whether a pin should accept a HIGH input or a LOW input.

DDRB	DDRC	DDRD		
PORTB	PORTC	PORTD		
PINB	PINC	PIND		

PORTx of ATMega328P

e.g. PORTD = 0xA6; A Hexa no. A6 is pushed in PORTD OR

PORTD = 0b1010 0110; A binary no. 10100110 is pushed in **PORTD**

PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTDI	PORTD0
1	0	1	0	0	1	1	0
High	Low	High	Low	Low	High	High	Low

What is the Direction of the above Data?

The direction will be decided by the DDRD.

```
(1 = output pin = deliver the data)
(0 = input pin = accept the data)
```

PINx of ATMega328P

e.g. PIND = 0xC7; A Hexa no. C7 is pushed in PIND OR

PIND = 0b1100 0111; A binary no. 1100 0111 is pushed in PIND


PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PINDI	PIND0
1	1	0	0	0	1	1	1
High	High	Low	Low	Low	High	High	High

What is the Direction of the above Data?

The direction will be decided by the DDRD.

(1 = output pin = deliver the data) (0 = input pin = accept the data)

PORTx and PINx registers of ATMega328P



PORTx of ATMega328P

```
DDRD
e.g. 1
                                                (1 = output pin = deliver the data)
                                                (0 = input pin = accept the data)
                        = 0b 1 0 1 1 0 0 0 1
DDRD
                                                     1 = High \quad 0 = Low
PORTD
                        = 0b 1 0 0 1 0 0 0 1
                        = 0b 1 * 0 1 * * * 1
OUTPUT = ??
e.g. 2
                        = 0b 1 0 1 1 0 0 0 1
DDRD
                        = 0b 1 0 0 1 0 1 0 1
PORTD
                        = 0b 1 * 0 1 * * * 1
OUTPUT = ??
```

DDRx will decide the direction and PORTx will decide High o/p or Low o/p.

PINx of ATMega328P

```
DDRD
e.g. 1
                                                (1 = output pin = deliver the data)
                                                (0 = input pin = accept the data)
                        = 0b 1 0 1 1 0 0 0 1
DDRD
PIND
                        = 0b 1 0 1 0 1 0 1 0
                                                     1 = High
                                                            0 = Low
INPUT = ??
                        = 0b * 0 * * 1 0 1 *
e.g. 2
                        = 0b 1 1 1 1 0 0 0 0
DDRD
PIND
                        = 0b 1 1 1 1 1 1 1 1
                        = 0b * * * * 1 1 1 1
INPUT = ??
```

PINx can <u>not change</u> the properties of the pins which are already decided by the DDRx. MuC can read only from those pins which are decided as i/p pins.

* pins will enter in Tri state.

6) I/O direct addressing mode – This is a Special addressing mode to access the 64 i/o registers in the ATMega328P from 0x0020 to 0x005F.

Only IN and OUT instructions are used.

Example -

Read the data and store in memory

IN R6, PIND : Data coming at PIN register of D will loaded in R6

STS 0x0200, R6: This data will be stored at the memory location 0x0200

Read the data and write to a Port

IN R7, PIND : Data coming at PIN register of D will loaded in R7

OUT PORTB, R7: This data will be written at the Port B as output.

- Q.1) In order to run above instructions, what is a pre-requisite?
- Q.2) What is the role of DDRD and DDRB?