


# UDYAM'24

Commnet Problem Statement 1

TEAM:-OHMAZING



## DESIGN OF TWO STAGE MILLER COMPENSATED OP-AMP USING MOSFET

-: Team Members:-

SAMRUDDHI DESHMUKH (22095099)

PRANAYANI (22095075)

---

## **Abstract :**

In this project, we design and analyse a two-stage differential amplifier using metal-oxide-semiconductor field effect transistor (MOSFET) technology. The amplifier incorporates Miller compensation to enhance stability and performance. We explore the design steps, simulation results, and practical considerations.

## **Overview :**

1. Design Specification
2. About circuit
3. Concept and Theory
4. Miller Compensation
5. Design Steps
6. Calculation
7. Simulation Result
8. Conclusion

---

## **Design Specifications :**

As per given in the problem statement we are supposed to design a two stage miller compensated opamp with following specifications : Gain Bandwidth of 50MHz , DC gain of 2000 , Capacitive load = 5pf , Phase margin  $\geq 60^\circ$  , input common mode range 0.7 to 1.6 V , and suitable length and width of each nmos and pmos transistor .

## **About Circuit :**

- 1) The circuit is made up of a total 8 mosfet out of which 3 are pmos and rest are nmos .
- 2) M3 and M4 are identical due to circuit mirroring and hence equal current flows from them also they have the same W/L values . The source terminal of M3 and M4 is at Vdd and the substrate terminal is connected to its source terminal respectively . Same goes for M1 and M2 .
- 3) The drain terminal of M1 and M2 are connected to the drain of M3 and M4 . Hence  $V_{s3} = V_{s4} = V_{dd}$  also  $V_{d3} = V_{g3} = V_{d1}$  and  $V_{d4} = V_{g4} = V_{d2}$  . These relations are further used in the calculations .

## **Concept and Theory :**

A differential amplifier is a circuit that amplifies the difference between two input signals. Differential amplifiers are significant components in analogue systems' ICs .The voltage difference present at the inverting and non-inverting terminal gets amplified where the output is received.

Multiple stage amplifiers can be implemented to achieve higher gain circuits . A two stage opamp can provide high gain and high output swing . A two stage miller opamp will have two poles in its transfer function . Therefore a frequency compensation circuit must be implemented to ensure its stability. We can do this by approximating the two pole behaviour to single pole behaviour over a certain frequency range according to circuit design .




Figure 1: NMOS Two Stage op amp

Phase margin is the amount of phase shift when the amplifier's gain passes through 0dB. It is basically a measure of how close the second pole of the system is to causing instability. Phase starts to change on the order of a decade before the corner frequency. The phase shift must be less than  $180^\circ$ . The phase margin is  $180^\circ$ —the actual phase shift of the amplifier. Anything greater than  $45^\circ$  is usually acceptable. The higher the phase margin, the more stable the system.




Figure 2: Block level representation of 2-stage Miller compensated OTA .

Basically in two stage amplifiers , the name itself suggests that there are two cascading amplifiers . The first one is a differential amplifier and the second one is a high gain amplifier .

### **About Miller Compensation :**

Miller compensation uses a capacitor to bypass a stage (here it is present at output of first stage and second stage ) in the amplifier at high frequencies, thereby eliminating the pole that stage creates . As we are dealing with stability of the op amp by trying to eliminate the effect of the second pole , this method is useful in that respect .The Miller effect makes one pole more dominant by moving the pole down in frequency, while the other becomes less dominant by moving the pole up in frequency (pole splitting). This helps us to achieve required phase margin .




Figure 3:Small Signal model of Miller compensated opamp

---

## **Design Steps :**

Following transistors parameter are known for the design:  $V_{tn}=|V_{tp}| = (0.7+-1.5) V$ ,  $K'_n=(100+-10\%) \mu A V^{-2}$ ,  $K'_p= (50+-10\%) \mu A V^{-2}$ . Fig. 1 shows the circuit level diagram of 2-stage Miller Compensated OTA.

The transfer function  $H(s)$  is given by

$$V_o(s)/V_d(s) = K (1 - s/z_1) / (1 + s/p_1)(1 + s/p_2)$$

where,  $K = (g_{m1}g_{m2}/g_{o1}g_{o2})$  is the small signal DC gain,

$p_1 = (g_{o1}g_{o2}/C_c g_{m2})$  is the dominant pole,

$p_2 = (g_{m2}/C_L)$  is the second pole,

$z_1 = (g_{m2}/C_c)$  is the right half plane zero.

As seen earlier , our aim was to split the poles as much as possible to gain atleast 60dB gain bandwidth , so we aim to increase the value of  $g_{m2}$  .

## **Calculations :**

**\*\* All MOSFET's are in saturation**

- 1) To obtain a phase margin of  $60^\circ$  , it is required that the compensating capacitor  $C_c$  satisfy this following condition, i.e  $C_c \geq 0.22C_L$  .

Given  $C_L = 5\text{pf}$

$$\therefore C_c = 2\text{pf}$$

- 2) Slew rate = change in voltage per unit time .

As the miller capacitance is at output , slew rate =  $I_{d5}/C_c$

Let slew rate =  $20\text{V}/\mu\text{sec}$  .

$$\therefore I_{d5} = 20 * 2 = 40\mu\text{A} .$$

ALL THE CALCULATIONS ARE SHOWN IN NEXT PAGE :

$$I_{d3} = \frac{1}{2} I_{d5} \quad [\text{Current Mirror}]$$

$$= \frac{1}{2}(40)$$

$$\boxed{I_{d3} = 20 \mu A}$$

$$I_{d3} = \frac{1}{2} \mu_{pox} \left(\frac{W}{L}\right)_3 (V_{S3} - |V_{th3}|)^2$$

$$= \frac{1}{2} \mu_{pox} \left(\frac{W}{L}\right)_3 (V_{S3} - V_{G3} - |V_{th3}|)^2$$

$$V_{S3} = V_{DD}, \quad V_{G3} = V_{D3} = V_{D1}$$

$$\approx \frac{1}{2}$$

$$\left(\frac{W}{L}\right)_3 = \frac{2 I_{d3}}{\mu_{pox} (V_{DD} - |V_{th3}|_{\max} - V_{in(\max)} + |V_{th1}|_{\min})}$$

$$= \frac{2 \times 20}{60 (2.5 - 1.6 - 0.85 + 0.55)^2}$$

$$= 1.85$$

$$\boxed{\left(\frac{W}{L}\right)_3 \approx 2}$$

$$\left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4 = 2$$

$$g_{m1} = G_{BW} \times 2\pi \times C_c$$

$$= 50 \times 10^6 \times 2\pi \times 2 \times 10^{-12}$$

$$= 628.31 \mu A/V$$

$$\left(\frac{W}{L}\right)_1 = \frac{g_{m1}^2}{\mu_{n\text{ox}} I_{D5}} = \frac{(628.31)^2}{110 \times 40} = 89.72 \approx 90$$

$$\boxed{\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = 90}$$

$$\left(\frac{W}{L}\right)_5 = \frac{2 I_{D5}}{\mu_{n0} \times (V_{DS5 \text{ sat}})^2}$$

$$\begin{aligned} V_{DS5 \text{ sat}} &= V_{in(\text{min})} - V_{SS} - \sqrt{\frac{I_{D5}}{\mu_{n0} \left(\frac{W}{L}\right)_1}} - V_{th1(\text{max})} \\ &= 0.7 - (-2.5) - \sqrt{\frac{40}{110 \times 90}} - 0.85 \\ &= 2.35 - 0.0635 \end{aligned}$$

$$V_{DS5 \text{ sat}} = 2.28 \text{ V}$$

$$\left(\frac{W}{L}\right)_5 = \frac{2 \times 40}{110 \times (2.28)^2} = 0.14$$

$$\boxed{\left(\frac{W}{L}\right)_5 = 0.14}$$

$$\begin{aligned} g_{m6} &\geq 10 g_{m1} \quad (\text{for } 60^\circ \text{ Phase Margin}) \\ &\geq 10 \times 628.31 \end{aligned}$$

$$\boxed{g_{m6} \geq 6283.1 \frac{\mu\text{A}}{\text{V}}}$$

$$\begin{aligned} g_{m4} &= \sqrt{2 I_{D4} \mu_{p0} \left(\frac{W}{L}\right)_4} \\ &= \sqrt{2 \times 20 \times 50 \times 2} \end{aligned}$$

$$\boxed{g_{m4} = 69.28 \frac{\mu\text{A}}{\text{V}}}$$

$$\begin{aligned} \left(\frac{W}{L}\right)_6 &= \left(\frac{W}{L}\right)_4 \frac{g_{m6}}{g_{m4}} \\ &= 2 \times \frac{6283.1}{69.28} = 181 \end{aligned}$$



$$\boxed{\left(\frac{W}{L}\right)_6 = 181}$$

$$\left(\frac{W}{L}\right)_7 = \frac{I_{D7}}{I_{D5}} \times \left(\frac{W}{L}\right)_5$$

$$I_{D7} = I_{D6} = \frac{g_{m6}^2}{2 \mu_p C_{ox} \left(\frac{W}{L}\right)_6} = \frac{(6283.1)^2}{2 \times 60 \times 181}$$

$$\boxed{I_{D7} = 1817.55 \mu A}$$

$$\left(\frac{W}{L}\right)_7 = \frac{1817.55}{40} \times 0.14 = 6.36$$

$$\boxed{\left(\frac{W}{L}\right)_7 \approx 7}$$

As the mosfet 5 and 8 are circuit mirrors , their W/L ratio is kept the same .

---


| Mosfet | W/L  | L(in $\mu\text{m}$ ) | W(in $\mu\text{m}$ ) |
|--------|------|----------------------|----------------------|
| M1     | 90   | 1                    | 45                   |
| M2     | 90   | 1                    | 45                   |
| M3     | 2    | 0.5                  | 1                    |
| M4     | 2    | 0.5                  | 1                    |
| M5     | 0.14 | 0.5                  | 0.07                 |
| M6     | 181  | 1                    | 181                  |
| M7     | 7    | 1                    | 7                    |
| M8     | 0.14 | 0.5                  | 0.07                 |

### **Optimisation :**

- 1) Gain Bandwidth can be increased by decreasing the value of  $C_c$  as shown in the above formula .
- 2) A higher  $\lambda$ (channel length modulation parameter ) value indicates a more pronounced channel length modulation effect, meaning the effective channel length decreases more rapidly with increasing drain-source voltage. Conversely, a lower  $\lambda$  value implies less channel length modulation and thus a more stable effective channel length with changing  $V_{ds}$ . So, we have increased the length of 6 and 7 from 500 nm to  $1\mu\text{m}$  . (Keeping W/L same) .
- 3) The gain is optimised by changing the value of W/L for M6 mosfet as this mosfet is directly involved in the second stage amplification .This value is decreased till we get a gain more than 60dB.
- 4) The gain can be optimised by increasing the value of W/L for 1 and 2 so that we get a higher differential gain at the first stage itself .

---

## Simulation Result :



Input waveform as Vin1 and Vin2




Gain vs frequency and phase vs frequency curve(AC analysis)

---

## **Optimised :**



Gain vs frequency and phase vs frequency curve(AC analysis)



Vout vs Time ( Transient analysis )

## **Conclusion:**

In conclusion, the two-stage differential amplifier utilising MOSFETs with Miller compensation has been successfully designed, analysed, and implemented. But we are

---

getting an approximate gain of 100dB instead of 66.6dB . The circuit can be further optimised to achieve the different required conditions.

**-:THANK YOU:-**

**Submitted by -: Samruddhi Deshmukh (22095099)**

**Pranayani (22095075)**