
(a)
PT
QUBIT
TESTER
Z
(b)
SWAP
Z gate
SWAP
1.0
0.5
0.0
−0.5
⟨X⟩
S without tester
S controlled
A memory
(c)
I(S : A) [bits]
0.020
0.015
0.010
0.005
0.000
0
1
2
3
4
5
t