### RVS (Risk-V Visual Simulator)

### Assembler Manual v0.04

## 1. Syntax

Every instruction or assembly command must be on a separate line and cannot be continued on a new line.

Every line starts with an optional label, followed by an instruction/command mnemonic code, followed by a comma-separated list of parameters, followed by an optional comment.

Labels are denoted by a column (:) as their last character. Everything from the first non-white character after the beginning of the line until the first column character will be identified as a label (including the space/special characters, if any.)

The field separators in the list of parameters are commas, space characters, and open and close parentheses.

Comments are preceded by a semi-column character, a diamond character, or by 2 slash characters ( ; # // ). The comment always continues to the end of the line. If it starts at the beginning of the line then the entire line is a comment line.

## 2. Arrangement of code and data in memory

The assembly begins at the default memory address of 0. This can be changed by the ORG assembly command.

Each assembled machine instruction takes 1 word (4 bytes) so the memory pointer is increased by 4. Machine instructions are automatically aligned at word boundaries (the address is divisible by 4.)

Each assembled Define command (DD, DW, DH, DB, DC, DM) takes one or more double-words so the memory pointer is increased by a multiple of 8 bytes. Define commands are automatically aligned at double-word boundaries (the address is divisible by 8.) Unused bits are filled with 0s.

There are no limitations with respect to the way code and data should be arranged in the memory as long as no overlapping occurs. In case of overlapping the RVC will issue an error message and stop the source text processing.

The default starting address of the assembled program which will be the initial value of the Program Counter (PC) is defined as the address of the first compiled machine instruction. Note that it may be different from the lowest address of the compiled machine instructions if ORG is used. If necessary, use the START label (e.g. put it just in front of the instruction you want to start with) to specify a different start address.

- 3. Constants (see the examples in the Define commands section below)
  - Binary: 0b010, 0b10

    Starts with 0b or 0B and contains only the following characters {01}. An optional sign can be inserted before the leading 0b or 0B.
  - Octal: 010, 017 (10 and 17 are decimal, not octal)

    Starts with 0 and contains only the following characters {01234567}. An optional sign can be inserted before the leading 0.
  - **Decimal:** 10, 17 (010 and 017 are octal, not decimal)

    Starts with a non-zero digit and contains only the following characters {0123456789}. An optional sign can be inserted before the leading digit.
  - Hexadecimal: 0x010, 0x10, 0Xab, 0xCD

    Starts with 0x or 0X and contains only the following characters {0123456789abcdefABCDEF}. An optional sign can be inserted before the leading 0x or 0X.
  - Characters: "101"; "0101"; "123"; "abcd"
    Any sequence of characters enclosed in double quotes.

#### 4. Define commands

**DD** (**Define Double-words**) Binary, octal, and hexadecimal constants are not sign extended but negative values are properly converted to 64-bit signed integers. Accepts multiple constants that are stored in consecutive 64-bit double-words (1 constant per double-word.)

```
DD 0b010,0b10,010,017,10,17,0x010,0x10,-0b10,-010,-10,-0x10
```

```
0x000000000000000 DD 0x00000000000000
                         DD 0b010
DD 0b10
DD 010
0x000000000000018 DD 0x00000000000000f
                         DD 017
DD 10
0x000000000000028 DD 0x00000000000011
                         DD 17
DD 0x010
0x000000000000038 DD 0x0000000000000010
                        DD 0x10
DD -0b10
0x000000000000048 DD 0xffffffffffff8
                         DD -010
DD -10
0x0000000000000058 DD 0xffffffffffff
                         DD -0x10
```

**DW** (**Define Words**) Binary, octal, and hexadecimal constants are not sign extended but negative values are properly converted to 32-bit signed integers. Accepts multiple constants that are stored in consecutive 32-bit words (2 constant per double-word in little endian order.) If necessary, the last double-word is padded with 0s.

```
\texttt{DW} \qquad \texttt{0b010}\,, \texttt{0b10}\,, \texttt{010}\,, \texttt{017}\,, \texttt{10}\,, \texttt{17}\,, \texttt{0x010}\,, \texttt{0x10}\,, -\texttt{0b10}\,, -\texttt{010}\,, -\texttt{10}\,, -\texttt{0x10}
```

```
      0x0000000000000000
      DD 0x00000000000
      DD 0b010,0b10

      0x000000000000000
      DD 0x00000000000
      DD 010,017

      0x00000000000000
      DD 0x000000110000000
      DD 10,17

      0x0000000000000018
      DD 0x000000100000010
      DD 0x010,0x10

      0x0000000000000000
      DD 0xffffffffffffff
      DD -0b10,-010

      0x00000000000000000
      DD 0xfffffffffffff
      DD -10,-0x10
```

**DH** (Define Half-words) Binary, octal, and hexadecimal constants are not sign extended but negative values are properly converted to 16-bit signed integers. Accepts multiple

constants that are stored in consecutive 16-bit half-words (4 constant per double-word in little endian order.) If necessary, the last double-word is padded with 0s.

```
\tt DH \qquad \tt 0b010,0b10,010,017,10,17,0x010,0x10,-0b10,-010,-10,-0x10
```

```
0x00000000000000 DD 0x000f000800020002 DD 0b010,0b10,017
0x00000000000000 DD 0x001000100011000a DD 10,17,0x010,0x10
0x000000000000000 DD 0xfff0fff6fff8fffe DD -0b10,-010,-10,-0x10
```

**DC** (Define Characters) Accepts a single constant which must be a sequence of characters enclosed in double quotes. The characters are stored in one or more consecutive 64-bit double-words (8 characters per double-word in little endian order.) If necessary, the last double-word is padded with 0s. Add a trailing ¥0 to the sequence of characters to make sure that it will be null-terminated irrespectively of its length.

```
DC "0123456789¥0"
```

```
0x000000000000000 DD 0x3736353433323130
0x0000000000000000 DD 0x000000000003938
```

**DM** (Define Memory in double-words) Initializes the specified number of 64-bit double-words with all 0s.

#### DM 3

## 5. The ORG (Origin) Command

**ORG (Origin)** Defines the address at which the next assembled data or instruction will be placed.

ORG 0x1000

DD 1

ORG 0x800

addi x5,x0,1

ASSEMBLY LISTING

ADDRESS BIN/HEX CODE TEXT SOURCE

0x000000000000000 I 0000000001 00000 00101 0010011 addi x5,x0,1

0x000000000001000 DD 0x000000000001 DD 1

SYMBOL TABLE

0x0000000000000800 START

# 6. List of supported RISC-V instructions

|                       | 31 27      | <b>7</b> 26 | 25   | 24 |     | 20 | 19  | 15 | 14   | 12 | 11    | 7       | 6    |       | 0      |        |
|-----------------------|------------|-------------|------|----|-----|----|-----|----|------|----|-------|---------|------|-------|--------|--------|
|                       | funct      | 7           |      |    | rs2 |    | rs1 |    | func | t3 |       | rd      | op   | code  |        | R-type |
|                       |            | imm[        | 11:0 |    |     |    | rs1 |    | func | t3 |       | rd      | op   | ocode |        | I-type |
|                       | imm[1      | 1:5]        |      |    | rs2 |    | rs1 |    | func | t3 | imm   | [4:0]   | op   | ocode |        | S-type |
|                       | imm[12     | 10:5        |      |    | rs2 |    | rs1 |    | func | t3 | imm[4 | 1:1 11] | op   | ocode |        | B-type |
|                       | imm[31:12] |             |      |    |     |    |     |    |      |    |       | rd      | op   | ocode |        | U-type |
| imm[20j10:1 11j19:12] |            |             |      |    |     |    |     |    |      |    | rd    | op      | code |       | J-type |        |

#### **RV32I Base Instruction Set**

|                 |         | t           | ction Se              | Base Instru |            |              |  |  |  |  |  |  |
|-----------------|---------|-------------|-----------------------|-------------|------------|--------------|--|--|--|--|--|--|
| LUI             | 0110111 | rd          |                       |             | imm[31:12] |              |  |  |  |  |  |  |
| AUIPC           | 0010111 | rd          | imm[31:12]            |             |            |              |  |  |  |  |  |  |
| JAL             | 1101111 | rd          | imm[20j10:1 11j19:12] |             |            |              |  |  |  |  |  |  |
| JALR            | 1100111 | rd          | 000                   | rs1         | imm[11:0]  |              |  |  |  |  |  |  |
| BEQ             | 1100011 | imm[4:1 11] | 000                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| BNE             | 1100011 | imm[4:1 11] | 001                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| BLT             | 1100011 | imm[4:1 11] | 100                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| BGE             | 1100011 | imm[4:1 11] | 101                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| BLTU            | 1100011 | imm[4:1 11] | 110                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| BGEU            | 1100011 | imm[4:1 11] | 111                   | rs1         | rs2        | imm[12 10:5] |  |  |  |  |  |  |
| LB              | 0000011 | rd          | 000                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| LH              | 0000011 | rd          | 001                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| LW              | 0000011 | rd          | 010                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| LBU             | 0000011 | rd          | 100                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| LHU             | 0000011 | rd          | 101                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| SB              | 0100011 | imm[4:0]    | 000                   | rs1         | rs2        | imm[11:5]    |  |  |  |  |  |  |
| SH              | 0100011 | imm[4:0]    | 001                   | rs1         | rs2        | imm[11:5]    |  |  |  |  |  |  |
| SW              | 0100011 | imm[4:0]    | 010                   | rs1         | rs2        | imm[11:5]    |  |  |  |  |  |  |
| ADDI            | 0010011 | rd          | 000                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| SLTI            | 0010011 | rd          | 010                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| SLTIU           | 0010011 | rd          | 011                   | rs1         | imm[11:0]  |              |  |  |  |  |  |  |
| XORI            | 0010011 | rd          | 100                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| ORI             | 0010011 | rd          | 110                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| ANDI            | 0010011 | rd          | 111                   | rs1         |            | imm[11:0]    |  |  |  |  |  |  |
| ADD             | 0110011 | rd          | 000                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| SUB             | 0110011 | rd          | 000                   | rs1         | rs2        | 0100000      |  |  |  |  |  |  |
| SLL             | 0110011 | rd          | 000                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| SLT             | 0110011 | rd          | 010                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| SLTU            | 0110011 | rd          | 010                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| XOR             | 0110011 | rd          | 100                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| SRL             | 0110011 | rd          | 101                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| SRA             | 0110011 | rd          | 101                   | rs1         | rs2        | 0100000      |  |  |  |  |  |  |
| OR              | 0110011 | rd          | 110                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| AND             | 0110011 | rd          | 111                   | rs1         | rs2        | 0000000      |  |  |  |  |  |  |
| † · · · · · · · |         |             |                       |             |            |              |  |  |  |  |  |  |
| ECALL           | 1110011 | 00000       | 000                   | 00000       |            | 000000000    |  |  |  |  |  |  |
| EBREAL          | 1110011 | 00000       | 000                   | 00000       | 01         | 0000000000   |  |  |  |  |  |  |

|   | 31 | 27    | 26  | 25    | 24 | 20 | 19  | 15 | 14   | 12 | 11       | 7 | 6      | 0 |        |
|---|----|-------|-----|-------|----|----|-----|----|------|----|----------|---|--------|---|--------|
| I |    | funct | 7   |       | rs | 2  | rs1 |    | func | t3 | rd       |   | opcode |   | R-type |
|   |    |       | imm | [11:0 |    |    | rs1 |    | func | t3 | rd       |   | opcode |   | I-type |
|   | i  | mm[11 | :5] |       | rs | 2  | rs1 |    | func | t3 | imm[4:0] |   | opcode |   | S-type |

## RV64I Base Instruction Set (in addition to RV32I)

| imm[11    | :0]   | rs1 | 110 | rd       | 0000011 | LWU  |
|-----------|-------|-----|-----|----------|---------|------|
| imm[11    | :0]   | rs1 | 011 | rd       | 0000011 | LD   |
| imm[11:5] | rs2   | rs1 | 011 | imm[4:0] | 0100011 | SD   |
| 000000    | shamt | rs1 | 001 | rd       | 0010011 | SLLI |
| 000000    | shamt | rs1 | 101 | rd       | 0010011 | SRLI |
| 010000    | shamt | rs1 | 101 | rd       | 0010011 | SRAI |

## **RV32M Standard Extension**

| 000001  | rs2 | rs1 | 000 | rd | 0110011 | MUL    |
|---------|-----|-----|-----|----|---------|--------|
| 0000001 | rs2 | rs1 | 001 | rd | 0110011 | MULH   |
| 000001  | rs2 | rs1 | 010 | rd | 0110011 | MULHSU |
| 0000001 | rs2 | rs1 | 011 | rd | 0110011 | MULHU  |
| 0000001 | rs2 | rs1 | 100 | rd | 0110011 | DIV    |
| 000001  | rs2 | rs1 | 101 | rd | 0110011 | DIVU   |
| 000001  | rs2 | rs1 | 110 | rd | 0110011 | REM    |
| 0000001 | rs2 | rs1 | 111 | rd | 0110011 | REMU   |