

R40 Datasheet

Smart Hardware Processor

Sma

Revision 0.1

Jun. 27, 2016



Revision History

| Revision | Date | Description |
|----------|-------------|------------------|
| 0.1 | Jun.27,2016 | Initial Version. |
| | | |



Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DATASHEET NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.

R40 Datasheet(Revision 0.1)



Contents

| 1. Overview | 9 |
|--|-------------|
| 2. Features | |
| 2.1. CPU Architecture | |
| 2.2. GPU Architecture | |
| 2.3. Memory Subsystem | 10 |
| 2.4. System Peripheral | 11 |
| 2.5. Video Engine | |
| 2.6. Display Subsystem | 13 |
| 2.7. Image In | 14 |
| 2.8. Audio Subsystem | |
| 2.9. External Peripherals | |
| 2.10. Package | |
| 2.10. Package | |
| 4. Pin Description | 20 |
| 4.1. Pin Characteristics | 20 |
| 4.2. Signal Descriptions | 47 |
| 4. Pin Description | 54 |
| 5.1. Absolute Maximum Ratings | 54 |
| 5.2. Recommended Operating Conditions | 55 |
| 5.3. DC Electrical Characteristics | . 55 |
| 5.4. PLL Electrical Characteristics | 56 |
| 5.4.1. CPU PLL Electrical Parameters | 56 |
| 5.4.2. Audio PLL Electrical Parameters | 56 |
| 5.4.3. GPU PLL Electrical Parameters | 56 |
| 5.4.4. PeripheralO/1 PLL Electrical Parameters | 56 |
| 5.4.5. MIPI PLL Electrical Parameters | 57 |
| 5.4.6. DDR0/1 PLL Electrical Parameters | 57 |
| 5.4.7. Video0/1 PLL Electrical Parameters | 57 |
| 5.4.8. VE PLL Electrical Parameters | 57 |
| 5.4.9. DE PLL Electrical Parameters | 58 |
| 5.4.10. SATA PLL Electrical Parameters | 58 |
| 5.5. KEYADC Electrical Characteristics | 58 |
| 5.6. Oscillator Electrical Characteristics | 58 |
| 5.7. Maximum Current Consumption | 59 |
| 5.8. External Memory Electrical Characteristics | |
| 5.8.1. Nand AC Electrical Characteristics | 60 |
| 5.8.2. SMHC AC Electrical Characteristics | 64 |
| 5.9. External Peripherals Electrical Characteristics | 65 |
| 5.9.1. LCD AC Electrical Characteristics | 65 |
| 5.9.2. CSI AC Electrical Characteristics | |
| 5.9.3. EMAC AC Electrical Characteristics | 68 |
| 5.9.4. PS2 AC Electrical Characteristics | 69 |
| 5.9.5. CIR AC Electrical Characteristics | 70 |
| 5.9.6. SPI AC Electrical Characteristics | |
| 5.9.7. UART AC Electrical Characteristics | |
| 5.9.8. TWI AC Electrical Characteristics | |
| 5.9.9. TSC AC Electrical Characteristics | |
| 5.9.10. AC97 AC Electrical Characteristics | |
| 5.9.11. SCR AC Electrical Characteristics | 76 |
| 5.10. Power-up and Power-down Sequence | |
| 6. Package Thermal Characteristics | 78 |



| 7. Pin Assignment | 79 |
|------------------------|----|
| 7.1. Pin Map | 79 |
| 7.2. Package Dimension | 80 |



Figures

| Figure 3-1. R40 Block Diagram | 19 |
|---|----|
| Figure 5-1. Conventional Serial Access Cycle Timing (SAM0) | 60 |
| Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1) | 60 |
| Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2) | 61 |
| Figure 5-4. Command Latch Cycle Timing | 61 |
| Figure 5-5. Address Latch Cycle Timing | 61 |
| Figure 5-6. Write Data to Flash Cycle Timing | 62 |
| Figure 5-7. Waiting R/B# Ready Timing | 62 |
| Figure 5-8. WE# High to RE# Low Timing | 62 |
| Figure 5-9. RE# High to WE# Low Timing | 63 |
| Figure 5-10. Address to Data Loading Timing | 63 |
| Figure 5-11. SMHC in SDR Mode Output Timing | 64 |
| Figure 5-12. SMHC in SDR Mode Input Timing | 64 |
| Figure 5-13. HV_IF Interface Vertical Timing | 65 |
| Figure 5-14. HV_IF Interface Parallel Mode Horizontal Timing | 65 |
| Figure 5-15. HV_IF Interface Serial Mode Horizontal Timing | 66 |
| Figure 5-16. 8/10/12-bit CMOS Sensor Interface Timing | |
| Figure 5-17. 16-bit YCbCr4:2:2 with Separate Sync Timing | 67 |
| Figure 5-18. 8-bit YCbCr4:2:2 with Embedded Syncs(BT656) Timing | 67 |
| Figure 5-19. Data Sample Timing | |
| Figure 5-20. EMAC MII Interface Transmit Timing | |
| Figure 5-21. EMAC MII Interface Receive Timing | |
| Figure 5-22. PS2 Timing for Master Transmit Data and Device Receive Data | 69 |
| Figure 5-23. PS2 Timing for Device Transmit Data and Master Receive Data | 69 |
| Figure 5-24. PS2 Timing for Master Sending Command then Device Sending Response | 69 |
| Figure 5-25. CIR-RX Timing | 70 |
| Figure 5-26. SPI MOSI Timing | |
| Figure 5-27. SPI MISO Timing | |
| Figure 5-28. UART RX Timing | |
| Figure 5-29. UART nCTS Timing | |
| Figure 5-30. UART nRTS Timing | |
| Figure 5-31. TWI Timing | |
| Figure 5-32. TSC Data and Clock Timing | |
| Figure 5-33. AC97 Cold Reset Timing | |
| Figure 5-34. AC97 Warm Reset Timing | |
| Figure 5-35. AC-link Low Power Mode Timing | |
| Figure 5-36. BIT_CLK and SYNC Timing | |
| Figure 5-37. AC-link Data Transmission Output and Input Timing | |
| Figure 5-38. Signal Rise and Fall Timing | |
| Figure 5-39. SCR Activation and Cold Reset Timing | |
| Figure 5-40. SCR Warm Reset Timing | |
| Figure 5-41. R40 Power Up Sequence | |
| Figure 7-1. R40 Pin Map | |
| Figure 7-2. R40 Package Dimension | 80 |



Tables

| Table 4-1. Pin Characteristics | 21 |
|--|----|
| Table 4-2. Signal Descriptions | 47 |
| Table 5-1. Absolute Maximum Ratings | 54 |
| Table 5-2. Recommended Operating Conditions | 55 |
| Table 5-3. DC Electrical Characteristics | 55 |
| Table 5-4. CPU PLL Electrical Parameters | 56 |
| Table 5-5. Audio PLL Electrical Parameters | 56 |
| Table 5-6. GPU PLL Electrical Parameters | 56 |
| Table 5-7. Peripheral0/1 PLL Electrical Parameters | 56 |
| Table 5-8. MIPI PLL Electrical Parameters | 57 |
| Table 5-9. DDR0/1 PLL Electrical Parameters | 57 |
| Table 5-10. Video0/1 PLL Electrical Parameters | 57 |
| Table 5-11. VE PLL Electrical Parameters | 57 |
| Table 5-12. DE PLL Electrical Parameters | 58 |
| Table 5-13. SATA PLL Electrical Parameters | 58 |
| Table 5-14. KEYADC Electrical Characteristics | 58 |
| Table 5-15. 24MHz Crystal Characteristics | 58 |
| Table 5-16. 32768Hz Crystal Characteristics | 59 |
| Table 5-17. Maximum Current Consumption | |
| Table 5-18. NAND Timing Constants | 63 |
| Table 5-19. SMHC Timing Constants | 64 |
| Table 5-20. LCD HV_IF Interface Timing Constants | 66 |
| Table 5-21. CSI Interface Timing Constants | 67 |
| Table 5-22. 100Mb/s MII Transmit Timing Constants | 68 |
| Table 5-23. 100Mb/s MII Receive Timing Constants | 68 |
| Table 5-24. PS2 Timing Constants | |
| Table 5-25. CIR-RX Timing Constants | 70 |
| Table 5-26. SPI Timing Constants | 71 |
| Table 5-27. UART Timing Constants | 72 |
| Table 5-28. TWI Timing Constants | 72 |
| Table 5-29. TSC Timing Constants | |
| Table 5-30. AC97 Timing Constants | 74 |
| Table 5-31. SCR Timing Constants | 76 |
| Table 6-1. R40 Thermal Resistance Characteristics | 78 |



About This Documentation

The documentation describes features of each module, pin/signal characteristics, current consumption, PLL electrical characteristics, the interface timing, thermal and package of R40 processor. The documentation is intended to provide guidance to the hardware designers for electronics or sales personnel for electronic components. This documentation assumes that the reader has a background in electronic components. For details about register descriptions of each module, see the *R40 User Manual*.



1. Overview

The R40 processor represents Allwinner's latest achievement in smart hardware processors. The processor is ideal for applications that require 3D graphics, advanced video processing, rich user interfaces, lower power consumption and higher system integration.

The R40 processor has some very exciting features:

- **CPU**: R40 is based on quad-core CortexTM-A7 CPU architecture, the most power efficient CPU core ARM's ever developed.
- **GPU**: R40 adopts the extensively implemented and technically mature Mali400 MP2 to provide mobile users with superior experience in web browsing, video playback and games.
- Video Encoding: High-definition(HD) H.264 video encoder is up to 1080p@45fps.
- Camera: Supports dual CMOS sensor parallel interfaces and 4-channel TVIN, which can easily finish multi-channel video recording.
- **Display**: Content can be displayed on 4-lane MIPI DSI displays, or RGB panel, or LVDS panel.TV-out on HDMI V1.4 is also supported.
- Audio: Integrated audio codec with 24bit/192KHz DAC playback, and supports I2S/PCM interface for connecting to an external audio codec.I2S/PCM interface includes eight channels of TDM with sampling precision up to 32bit/192KHz.
- **Memory**: Supports external memory interfaces to NAND Flash, SD/eMMC, Nor Flash and SDRAM port. SDRAM port can be configured to support LPDDR2, LPDDR3, DDR2, DDR3, DDR3L.
- **Peripherals**: To reduce total system cost, R40 has a broad range of hardware peripherals to meet the flexible peripheral configuration requirements such as UART, RTP, SPI,CIR,USB2.0 OTG, TWI, etc.





2. Features

2.1. CPU Architecture

- Quad-core ARM CortexTM-A7 Processor
- ARMv7 ISA standard ARM instruction set
- Thumb-2 Technology

- ...cnitecture

 Mali400 MP2
 Supports OpenGL ES 2.0 ,OpenGL ES 1.1, Open VG 1.1 standard

 3. Memory Subsystem

 pt ROM

2.2. GPU Architecture

- Mali400 MP2

2.3. Memory Subsystem Boot ROM

- On-chip 36KB ROM boot loader
- Supports fast boot from NAND Flash, eMMC, SD/TF card and SPI Nor Flash
- Supports system code download through USB OTG
- Boot select pin(FEL) is used to select system boot method: boot from USB when FEL is low level, or else enter into fast boot process

SDRAM

- Compatible with JEDEC standard DDR2/DDR3/DDR3L/LPDDR2/LPDDR3 SDRAM
- Up to 2GB address space
- 32-bit data bus width
- Supports clock frequency up to 576MHz(DDR3/DDR3L)

NAND Flash

- Compliant with ONFI 2.3 and Toggle 1.0
- Up to 64-bit ECC per 512 bytes or 1024 bytes
- Supports 1K/2K/4K/8K/16KB page size
- Up to 8-bit data bus width



- Supports 8 chip selects, and 2 ready_busy signals
- Supports SLC/MLC NAND and EF-NAND
- Supports SDR/Toggle DDR/ONFI DDR NAND interface

SMHC

- Up to four SMHC controllers
- Compatible with eMMC standard specification V5.0, SD physical layer specification V3.0 ,SDIO card specification V2.0
- 1/4/8-bit bus width
- Embedded special DMA to do data transfer
- Supports hardware CRC generation and error detection
- Supports block size of 1 to 65535 bytes

2.4. System Peripheral

Timer

- 6 Timers
- One watchdog to generate reset signal or interrupt
- External 24MHz or 32KHz crystal oscillator input

High Speed Timer

- 4 High Speed Timers
- 6 Timers
 Two 33-bit AVS counters to synchronize video and audio in the player
 One watchdog to generate reset signal or interrupt
 External 24MHz or 32KHz crystal oscillator input

 gh Speed Timer

 1 High Speed Timers
 Clock source is fixed to AHBCLK, and the pre-scal6-bit counter that can be senare.

- Timer, Calendar, Alarm
 - Supports full clock features: second/minute/hour/day/month/year(with leap year)

GIC

- Supports 16 SGIs(Software Generated Interrupt), 16 PPIs(Private Peripheral Interrupt) and 101 SPIs(Shared Peripheral Interrupts)
- Supports ARM architecture security extensions
- Supports ARM architecture virtualization extensions

DMA

- 16 channels
- Interrupt generated for each DMA channel
- Transfers data width of 8/16/32/64-bit
- Supports linear and IO address modes



- Programs the DMA burst size
- Flexible data source and destination address generation
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

CCU

- 13 PLLs, one external 24MHz oscillator, one external 32768Hz oscillator, an on-chip RC oscillator
- Supports clock configuration and clock generated for corresponding modules
- Supports software-controlled clock gating and software-controlled reset for corresponding modules

PWM

- Supports three kinds of output waveforms: continuous waveform, pulse waveform and complementarity pair
 Programmable deadzone generator and controllable dead-time
 0% to 100% adjustable duty cycle rFoxconn

- Up to 24/100MHz output frequency
- Minimum resolution is 1/65536
- Supports interrupt for PWM output and capture input

Thermal Sensor

- Temperature Accuracy: $\pm 3^{\circ}\mathbb{C}$ from $0^{\circ}\mathbb{C}$ to $\pm 100^{\circ}\mathbb{C}$
- Supports over-temperature protection interrupt and over-temperature alarm interrupt
- Averaging filter for thermal sensor reading
- Supports 2 sensors: sensor0 for CPU sensor1 for GPU

Crypto Engine

- Supports symmetrical algorithm: AES, DES, 3DES
- Supports hash algorithm: MD5,SHA1,SHA224,SHA256,SHA384,SHA512,HMAC
- Supports asymmetrical algorithm: RSA512,RSA1024,RSA2048
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit hardware TRNG
- AES mode: ECB,CBC,CTR,CTS,OFB,CFB
- DES/3DES mode: ECB,CBC,CTR

Security ID

- One on-chip efuse
- Size up to 2Kbit for security chip ID
- Supports on-line LDO programming

2.5. Video Engine



Video Decoder

- Supports video decoding up to 1080p@45fps
- Supports multi-formats:

- MPEG1 MP/HL: 1080p@45fps - MPEG2 MP/HL: 1080p@45fps MPEG4 SP/ASP L5: 1080p@45fps

- H.263 BP: 1080p@45fps

- H.264 BP/MP/HP Level4.2: 1080p@45fps

xvid: 1080p@45fps

- Sorenson Spark: 1080p@45fps - VP6 6.0/6.1/6.2: 1080P@45fps

- VP8: 1080p@45fps

- AVS/AVS+ JiZhun: 1080p@45fps - WMV7/WMV8: 1080p@45fps

- WMV9/VC-1 SP/MP/AP: 1080p@30fps

JPEG: 16384 x 16384@45MPPS

Video Encoder

- H.264 HP encoding up to 1080p@45fps
- JPEG baseline: picture size up to 4096x4096
- CONN ON! formats:NV12/NV21/YUV420SP,YUV422SP/NV16,NU12/NV21/YVU420SP, Supports H.264 encoding input YVU422SP/NV61, 32 x 32 tile-based,128 x 32 tile-based,ARGB8888,RGBA8888,ABGR8888,BGRA8888, YU12/YUV420P,YV12/YVU420P,YU16/YUV422P,YV16/YVU422P,raw YUYV422,raw UYVY422,raw YVYU422,raw VYUY422
- Supports JPEG encoding input formats:YUV420/YUV422/YUV444
- Alpha blending
- Thumb generation
- 4x2 scaling ratio from 1/16 to 64 arbitrary non-integer ratio

DE2.0

- Supports output size up to 2048 x 2048
- Supports four alpha blending channels for main display, two channels for aux display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Supports motion-adaptive de-interlace for 480i, 576i and 1080i inputs
- Supports input format YUV422/YUV420/YUV411/ARGB8888/XRGB8888/ARGB4444/ARGB1555 **RGB565**
- Supports Frame Packing/Top-and-Bottom/Side-by-Side Full/Side-by-Side Half 3D format data
- Supports SmartColor2.0 for excellent display experience
 - Adaptive edge sharping
 - Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports SmartColor2.0 for excellent display experience



Video Output

- Supports HDMI 1.4 transmitter with HDCP 1.2, up to 1080p@60fps
- Supports 4 lanes MIPI DSI up to 1080p@60fps
- Supports LVDS interface up to 1920 x 1080@60fps
- Supports RGB interface up to 1920 x 1080@60fps
- Supports TV output, including 4-ch CVBS, 1-ch YPbPr and 1-ch VGA

2.7. Image In

- Supports TV decoder: 4-ch analog CVBS or 1-ch YPbPr(480i/576i/480p/576p) signal input
- Dual CMOS sensor parallel interfaces :CSIO and CSI1
 - Supports 8-bit YUV422 CMOS sensor interface and 8bit BT656 interface for each CSI
 - Supports CCIR656 protocol for each CSI
 - Supports 16-bit BT1120 interface for CSI0
 - Supports 24-bit RGB/YUV444 input for CSI1
 - Supports multi-channel ITU-R BT.656 time-multiplexed format for CSIO
 - CSIO supports still capture resolution up to 5M, and video capture resolution up to 1080p@30fps
 - FOY FOX - CSI1 supports still capture resolution up to 5M, and video capture resolution up to 720p@30fps

2.8. Audio Subsystem

Audio Codec

- Two audio digital-to-analog(DAC) channels
 - Up to 100±3dB SNR during DAC playback
 - Supports DAC sample rate from 8KHz to 192KHz
- Two audio analog-to-digital(ADC) channels
 - Up to 93±3dB SNR during ADC capture
 - Supports ADC sample rate from 8KHz to 48KHz
- Four audio inputs:
 - Two mono microphone inputs
 - One stereo Line-in input
 - One stereo FM-in input
- Two audio outputs:
 - One differential PHONEOUT output
 - One stereo headphone output
- Supports analog/digital volume control
- Supports dynamic range controller adjusting the DAC playback and ADC capture

I2S/PCM

- Up to two I2S/PCM interfaces
- Compliant with standard Philips Inter-IC sound(I2S) bus specification
- Compliant with left-justified, right-justified, PCM mode, and TDM(Time Division Multiplexing) format
- Full-duplex synchronous work mode
- · Master and slave mode configured
- Adjustable audio sample resolution from 8-bit to 32-bit
- Sample rate from 8KHz to 192KHz
- Supports 8-bit u-law and 8-bit A-law companded sample
- Supports programmable PCM frame width:1 BCLK width(short frame) and 2 BCLKs width(long frame)



One Wire Audio(OWA)

- IEC-60958 transmitter functionality
- Compatible with S/PDIF protocol
- · Supports channel status insertion for the transmitter
- Hardware Parity generation on the transmitter
- One 32x24 bits TX FIFO for audio data transfer
- Programmable FIFO thresholds

AC97

- Up to 48KHz sampling rate
 Channels support mono or stereo samples of 16(standard),18(optional) and 20(optional) bit wide
 Supports DRA mode

 2.9. External Peripherals
 USB

 USB 2.0 OTG, with integrated one USB 2.0 analog PHY
 Compatible with USB2.0 Specification
 Support High-Speed(HS Appare)



- - Support High-Speed(HS,480Mbps), Full-Speed(FS,12Mbps), and Low-Speed(LS,1.5Mbps) in host mode
 - Supports High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps) in Device mode
 - Up to 8 user-configurable endpoints for Bulk, Isochronous, Control and Interrupt(Endpoint1, Endpoint2, Endpoint3, Endpoint4)
- Two USB Hosts, with integrated two USB 2.0 analog PHY
 - Compatible with Enhanced Host Controller Interface(EHCI)Specification, Version 1.0, and the Open Host Controller Interface(OHCI) Specification, Version 1.0a.

- Compliant with IEEE 802.3 standard
- Supports 10/100Mbps data transfer rate
- Supports MII PHY interface
- Supports full and half duplex operations

GMAC

- Compliant with the IEEE 802.3-2002 standard
- Programmable frame length to support Standard or Jumbo Ethernet frames with size up to 16KB
- Supports 10/100/1000Mbps data transfer rates
- Supports MII/RGMII PHY interface
- Supports a variety of flexible address filtering modes
- Supports full and half duplex operations



Transport Stream Controller

- Up to 2 Transport Stream Controllers
- One external Synchronous Parallel Interface(SPI) and one external Synchronous Serial Interface(SSI)
- SPI and SSI timing parameters are configurable
- Multiple transport stream packet(188,192,204) format support
- Supports 32-channel PID filter
- Supports hardware PCR packet detecting
- Supports DVB-CSA V1.1 Descrambler

TWI

- Up to 5 TWIs(Two Wire Interface)
- only only Supports Standard mode(up to 100Kbps) and Fast mode(up to 400Kbps)
- Master/Slave configurable
- Allows 10-bit addressing transactions

Smart Card Reader

- Supports ISO/IEC 7816-3 and EMV2000(4.0) specifications
- Supports synchronous and any other non-ISO 7816 and non-EMV cards
- Supports adjustable clock rate and bit rate
- Configurable automatic byte repetition
- Performs functions needed for complete smart card sessions, including:
 - Card activation and deactivation
 - Cold/warm reset
 - Answer to Reset (ATR) response reception
 - Data transfers to and from the card
- Supports configurable timing functions:
 - Smart Card activation time
 - Smart Card reset time
 - Guard time
 - Timeout timers

- Up to 4 independent SPI controllers, each SPI controller with two CS signals
- Full-duplex synchronous serial interface
- Master/Slave configurable
- 1-,or 2-wire mode
- · Polarity and phase are configurable
- SPI clock is configurable

UART

- Up to 8 UART controllers
 - UARTO with 2 wires for debug tools
 - UART1 with 8 wires
 - UART2/3 each with 4 wires



- Others with 2 wires
- Compatible with industry-standard 16550 UARTs
- Supports for word length from 5 to 8 bits, an optional parity bit, and 1,1.5 or 2 stop bits
- Programmable parity(even, odd and no parity)

PS₂

- Two PS2 controllers
- Compliant with IBM PS2 and AT-compatible keyboard and mouse interface
- Dual-role controller: PS2 host or PS2 device
- Odd parity generation and checking

CIR

- Two CIR controllers
- Flexible receiver for consumer IR remote control
- Programmable FIFO thresholds

SATA

- One SATA Host controller
- Supports SATA 1.5Gb/s and SATA 3.0Gb/s
- KOXCOUL OUN • Compliant with SATA spec 2.6 and AHCI Revision 1.3 specifications
- Supports external SATA(eSATA)
- Supports power management features including automatic Partial to Slumber transition

Keypad

- One keypad matrix interface up to 8 rows and 8 columns
- Interrupt for key press or key release
- Internal debouncing filter to prevent switching noises

KEYADC

- Up to two ADC channels for key application
- 6-bit resolution
- Voltage input range between 0V to 2V
- Supports hold key, already hold key and continuous key
- Supports single, normal and continuous mode

RTP

- 4-wire I/F
- 12-bit SAR type A/D converter
- Dual touch detection
- Sampling frequency up to 2MHz
- Supports X,Y change function



2.10. Package

FBGA 468 balls,0.65mm ball pitch, 16mm x 16 mm



3. Block Diagram

Figure 3-1 shows the block diagram of the R40 processor.




Figure 3-1. R40 Block Diagram



4. Pin Description

4.1. Pin Characteristics

Table 4-1 lists the characteristics of R40 pins from the following ten aspects.

(1).Ball#: Package ball numbers associated with each signals.

(2). Pin Name: The name of the package pin.

(5).Ball Reset Rel. Function: The function is automatically configured after RESET from low to high

(6).Type: Denotes the signal direction

I (Input),
O (Output),
I/O(Input/Output),
OD(Open-Drain),
A (Analog),
AI(Analog Input),
AO(Analog Output)
P (Power),
G (Ground)

7).Ball Reset Sect.

- (7). Ball Reset State: The state of the terminal at reset.
- (8). Pull Up/Down: Denotes the presence of an internal pull-up or pull-down resistor. Pull-up and pull-down resistors can be enabled or disabled via software.
- (9). Buffer Strength: Defines drive strength of the associated output buffer.
- (10). **Power Supply**: The voltage supply for the terminal's IO buffers.



Table 4-1. Pin Characteristics

| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------------|-----------------------------|-------------------------------------|------------------------------|
| DRAM | | | | | ı | 1 | ı | | |
| F6 | SA0/SCAS | SA0/SCAS | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| H5 | SA1 | SA1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| G5 | SA2 | SA2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| F4 | SA3 | SA3 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E6 | SA4/SA11 | SA4/SA11 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E12 | SA5 | SA5 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C14 | SA6 | SA6 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| F13 | SA7/SBA0 | SA7/SBA0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| D16 | SA8 | SA8 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E17 | SA9 | SA9 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E11 | SA10 | SA10 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E7 | SA11/SA4 | SA11/SA4 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C13 | SA12 | SA12 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| H3 | SA13 | SA13 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E9 | SA14 | SA14 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| E4 | SA15/SCS1 | SA15/SCS1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| | - | | | | | | | . 4 | |
| C16 | SBA0/SA7 | SBA0/SA7 | NA | NA NA | 0 | Z | NA NA | NA | VCC-DRAM |
| E14 | SBA1 | SBA1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| D17 | SBA2 | SBA2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C5 | SCAS/SA0 | SCAS/SA0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C8 | SCKN | SCKN | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C7 | SCKP | SCKP | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C6 | SCKE0 | SCKE0 | NA | NA | 0 | 4 | NA | NA | VCC-DRAM |
| D3 | SCKE1 | SCKE1 | NA | NA | 0 | 3 | NA | NA | VCC-DRAM |
| F3 | SCS0 | SCS0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| D6 | SODT0 | SODT0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| C3 | SODT1 | SODT1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| F2 | SDQ0 | SDQ0 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| D2 | SDQ1 | SDQ1 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| G1 | SDQ2 | SDQ2 | NA C | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| D1 | SDQ3 | SDQ3 | NA . | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| G2 | SDQ4 | SDQ4 | NA NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| F1 | SDQ5 | SDQ5 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| | SDQ6 | SDQ6 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| C1 | | | | | | | 1 | | |
| C2 | SDQ7 | SDQ7 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A5 | SDQ8 | SDQ8 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A3 | SDQ9 | SDQ9 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A6 | SDQ10 | SDQ10 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A2 | SDQ11 | SDQ11 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| В3 | SDQ12 | SDQ12 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B6 | SDQ13 | SDQ13 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B2 | SDQ14 | SDQ14 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B5 | SDQ15 | SDQ15 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| В7 | SDQ16 | SDQ16 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| C11 | SDQ17 | SDQ17 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A8 | SDQ18 | SDQ18 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| C9 | SDQ19 | SDQ19 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B11 | SDQ20 | SDQ20 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B9 | SDQ21 | SDQ21 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| | | + | | | | | | | |
| C12 | SDQ22 | SDQ22 | NA | NA NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A9 | SDQ23 | SDQ23 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A16 | SDQ24 | SDQ24 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A13 | SDQ25 | SDQ25 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A17 | SDQ26 | SDQ26 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| A14 | SDQ27 | SDQ27 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B13 | SDQ28 | SDQ28 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| B17 | SDQ29 | SDQ29 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| D1/ | | | | | | · · · · · · · · · · · · · · · · · · · | | | |
| B14 | SDQ30 | SDQ30 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |



| DOMEST SOCIAL S | l# ⁽¹⁾ F | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|--|---------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| A72 | 5 | SDQM0 | SDQM0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| MI | 5 | SDQM1 | SDQM1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| 12 SOCION SOCION SOCION SAA NA V/O 7 NA NA V/O | 5 | SDQM2 | SDQM2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| 1 | 2 5 | SDQM3 | SDQM3 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| Max | | SDQS0N | SDQS0N | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Mail | | SDQS0P | SDQS0P | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| SHOP SHORT SHORT | | SDQS1N | SDQS1N | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| ADD | 5 | SDQS1P | SDQS1P | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| R15 |) ! | SDQS2N | SDQS2N | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| 10 |) ! | SDQS2P | SDQS2P | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| ASS | ; ; | SDQS3N | SDQS3N | NA | NA | | Z | NA | NA | VCC-DRAM |
| F15 | 5 5 | SDQS3P | SDQS3P | NA | NA | + | | NA | NA | VCC-DRAM |
| BB SIRT SIRT NA NA P Z NA NA VC GG SVREP SVREP NA NA NA Q Z NA NA NA VC GG SVREP SVREP NA NA Q Z NA NA NA VC H1 SCQ SSQ NA | | SRAS | SRAS | | NA | | | | NA | VCC-DRAM |
| 99 | | | | | | | | | | VCC-DRAM |
| SME | | | | | | | | | | VCC-DRAM |
| NI | | | | | | | | | | VCC-DRAM |
| Sin Sin Sin Family VCC DRAM NA NA NA NA NA NA NA | | | | | | | + | | | VCC-DRAM |
| Marting Mart | 1,G12,G14, | | | | | | | | | NA NA |
| Mart | 2,H13,J8 | | | | | | | | | |
| PAO | OA | | | | T | T | T | | 1.1 | |
| PAD | | | | | | | | | ~ 17 | |
| PAO | | <u> </u> | | | | | | | / , , , | |
| PAO | | <u>_</u> | ERXD3 | 2 | | | | | | |
| M19 | , | PAO - | SPI1_CS0 | 3 | Function7 | 1/0 | 7 | PUXPD | 20 | VCC-PA |
| M19 | ' | | UART2_RTS | 4 | Tunction | 0 | | 0,00 | 20 | VCC 171 |
| M19 | | | GRXD3 | 5 | | 1 | 100 | | | |
| M19 | | | Reserved | 6 | | NA | 1 | | | |
| M19 PA1 | | | IO Disable | 7 | | |) ' | | | |
| HATE PATE FENDE PATE FENDE PATE FENDE PATE | | | Input | 0 | | () | | | | |
| Factor F | | | | 1 | | o | - | | | |
| M19 PA1 SP1_CLK 3 4 4 4 4 4 4 4 4 4 | | | | | | 1 | - | | | |
| M19 | | | | | | 1/0 | - | | | |
| Reserved 6 10 10 10 10 10 10 10 | 9 F | PA1 | | _ | Function7 | 1 | Z | PU/PD | 20 | VCC-PA |
| Reserved 6 | | - | | - | | ' | - | | | |
| M23 | | - | | | - | • | - | | | |
| M23 Factor Fact | | - | | | | | - | | | |
| M23 PA2 PA2 PA2 PA2 PA2 PA3 PA3 | | | | | | | | | | |
| M23 PA2 FRXD1 2 SP1_MOSI 3 3 3 MAT2_TX 4 4 MA MAT2_TX 4 4 MA MAT2_TX 4 MA MAT2_TX 4 MA MA MA MAT2_TX 4 MA MA MA MAT2_TX 4 MA MA MA MA MA MAT2_TX 4 MA MA MA MAT2_TX 4 MA MA MAT2_TX 4 MAT2 | | | | | | - | - | | | |
| M23 SPI_MOSI 3 Function7 I/O O PU/PD 20 ACA ACA <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td></th<> | | | | | | | - | | | |
| M21 | | | | | | | - | | | |
| MAT2_TX | .3 F | PA2 | | | Function7 | | Z | PU/PD | 20 | VCC-PA |
| Reserved 6 10 Disable 7 7 7 7 7 7 7 7 7 | | _ | | | | 0 | _ | | | |
| No Disable Foundation Fou | | _ | GRXD1 | | | - | | | | |
| Hand Dimension Dimension | | <u> </u> | | | | | | | | |
| M22 | | | IO Disable | 7 | | OFF | | | | |
| M22 | | | Input | 0 | | 1 | | | | |
| M22 PA3 PA3 SPI1_MISO 3 SPI1_MISO 3 Punction7 I I I I I I I I I | | | Output | 1 | | 0 | | | | |
| M22 PA3 | | | ERXD0 | 2 | | 1 | | | | |
| UART2_RX | | DA 2 | SPI1_MISO | 3 | Function 7 | 1/0 | 7 | DIT/DD | 20 | VCC DA |
| GRXDO 5 | ∠ F | rA3 | UART2_RX | 4 | runction/ | 1 |] | רט/פט | _ ZU | VCC-PA |
| Reserved 6 NA IO Disable 7 OFF Input 0 I Output 1 O | | ļ | | 5 | | I | 1 | | | |
| IO Disable 7 | | | | | | NA | 1 | | | |
| Input 0 | | | | | | | 1 | | | |
| Output 1 O | | | | | | | | | | |
| | | | - | | | - | 1 | | | |
| | | - | | | | | 1 | | | |
| SPI1_CS1 3 I/O | | | | | | | 1 | | | |
| M21 PA4 | .1 F | PA4 | | | Function7 | | Z | PU/PD | 20 | VCC-PA |
| Reserved 4 NA | | - | | | | | - | | | |
| GTXD3 5 0 | | - | | | | | - | | | |
| Reserved 6 NA | | | | | | | - | | | |
| IO Disable 7 OFF | | | | | | | | | | |
| Input 0 | | F | | | | • | | | | |
| M20 PA5 Output 1 Function7 O Z PU/PD 20 VC | 0 F | PA5 | Output | 1 | Function7 | 0 | Z | PU/PD | 20 | VCC-PA |
| ETXD2 2 O | | | ETXD2 | 2 | | 0 | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | | | | | | | | |
| | | SPI3_CS0 | 3 | | 1/0 | | | | |
| | | Reserved | 4 | | NA | | | | |
| | | GTXD2 | 5 | | 0 | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | ETXD1 | 2 | | 0 | | | | |
| NA24 | DAG | SPI3_CLK | 3 | Function 7 | 1/0 | 7 | DI 1/DD | 20 | VCC DA |
| M24 | PA6 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PA |
| | | GTXD1 | 5 | | 0 | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | ETXD0 | 2 | | 0 | 1 | | | |
| | | SPI3_MOSI | 3 | | 1/0 | 1 | | | |
| N24 | PA7 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PA |
| | | GTXD0 | 5 | | 0 | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | . 1 | |
| | | IO Disable | 7 | | OFF | 1 | | VI_ | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | () | | |
| | | ERXCK | 2 | | 1 | 1 | 5 | | |
| | | SPI3_MISO | 3 | | 1/0 | | PU/PD | | |
| N23 | PA8 | Reserved | 4 | Function7 | NA | ^z CO | PU/PD | 20 | VCC-PA |
| | | GRXCK | 5 | | 1 | 1 | | | |
| | | Reserved | 6 | | NA |), | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | <.0 | | | | | |
| | | Output | 1 | , 70 | 0 | 1 | | | |
| | | ERXERR | 2 | | ı | - | | | |
| | | SPI3_CS1 | 3 | 10, | 1/0 | - | | | |
| N22 | PA9 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PA |
| | | GNULL/ERXERR | 5 | | 1 | - | | | |
| | | I2S1_MCLK | 6 | | 0 | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | ERXDV | 2 | | ı | - | | | |
| | | Reserved | 3 | | NA | 1 | | | |
| N21 | PA10 | UART1_TX | 4 | Function7 | 0 | z | PU/PD | 20 | VCC-PA |
| | | GRXCTL/ERXDV | 5 | | ı | - | | | |
| | | Reserved | 6 | | NA NA | - | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | | 0 | | I | | | | |
| | | Input | | | - | - | | | |
| | | Output | 2 | | 0 | - | | | |
| | | | | | | - | | | |
| N20 | PA11 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PA |
| | | UART1_RX | 4 | | 1 | - | | | |
| | | GMDC | 5 | | 0 | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | EMDIO | 2 | | 1/0 | - | | | |
| N19 | PA12 | UART6_TX | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PA |
| | | UART1_RTS | 4 | | 0 | - | | | |
| | | GMDIO | 5 | | 1/0 | 1 | | | |
| | | | | | | | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | Reserved IO Disable | 6 7 | | OFF | | | | |
| P23 | PA13 | Reserved | 6 | Function7 | | - Z | PU/PD | 20 | VCC-PA |



| 1740 1740 1740 1 1740 1 1 1 1 1 1 1 1 1 | Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|--|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| MATH RE | | | ETVE: | | | | | | | |
| MAT | | | | | | | - | | | |
| PAI | | | | | | | - | | | |
| Page | | | | | | | - | | | |
| P24 PA14 | | | | | | | - | | | |
| P22 | | | | | | | - | | | |
| P22 | | | | | | | | | | |
| P72 P6414 P6414 | | | | | | | - | | | |
| MATT | | | | | | | - | | | |
| MATE DTR 2 | | | | | | | - | | | |
| FAST | P22 | PA14 | | | Function7 | | z | PU/PD | 20 | VCC-PA |
| 1 | | | | | | | - | | | |
| 10 10 10 10 10 10 10 10 | | | | | | | - | | | |
| 1 | | | | | | - | - | | | |
| R22 | | | | | | | | | | |
| PALS | | | | | | | - | | | |
| PA15 | | | | | | | - | | | |
| Part Control Control | | | | | | | - | | | |
| PAT | R22 | PA15 | | | Function7 | | z | PU/PD | 20 | VCC-PA |
| PAIS | | | | | | | - | | | |
| PATO Disable F F F F F F F F F | | | | | | | - | | 1/1 | |
| PA16 | | | | | | | - | | O(1) | |
| R21 | | | | | | | | | | |
| R21 | | | | | | | - | 2 | | |
| SCLENI/COL 5 1 1 1 1 1 1 1 1 1 | | | | | | | | //, | | |
| SCLENI/COL 5 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
| SCLENI/COL 5 1 1 1 1 1 1 1 1 1 | R21 | PA16 | | | Function7 | 0 | 1 | PU/PD | 20 | VCC-PA |
| 1251 DO 1636 F | | | | | | (| | | | |
| Total Final Fina | | | | | | 6 | | | | |
| R20 | | | | | (0 | | - | | | |
| R20 | | | | | | 1 | | | | |
| RESPORT PATE RESPORT RESPORT | | | | | ~U, | 0 | - | | | |
| Reserved 3 | | | | | (0) | | - | | | |
| R20 | | | | - | | | _ | | | |
| Company Comp | R20 | PA17 | | | Function7 | | z | PU/PD | 20 | VCC-PA |
| 1 | | | | | | | - | | | |
| 1 | | | | | | | - | | | |
| L17 VC-PA VC-PA NA | | | | | | - | - | | | |
| 1 | 117 | VCC-PA | | | NA | | NA | NA | NA | NA |
| Referred February February | | 100.11 | | | ···· | | 1 | 1 | 1 | 1 |
| Augustia 1 1 1 1 1 1 1 1 1 | | | Input | 0 | | I | | | | |
| TWIO_SCK 2 PBO | | | | | | 0 | - | | | |
| PBD | | | | | | | 1 | | | |
| Reserved 4 Function7 NA NA NA Reserved 5 NA NA NA NA NA NA NA | | | | | | - | 1_ | | | |
| Reserved 5 Reserved 6 Reserved 7 Reserved 1 Reserved 3 Reserved 4 Reserved 5 Reserved 5 Reserved 6 Reserved 7 Reserved 6 Reserved 7 Rese | L22 | PB0 | | | Function7 | | 1 Z | PU/PD | 20 | VCC-IO |
| Reserved 6 10 Disable 7 7 7 7 7 7 7 7 7 | | | | | | | 1 | | | |
| R22 PB1 | | | | | | NA | 1 | | | |
| Reserved Factor Function | | | IO Disable | 7 | | OFF | 1 | | | |
| Reserved Factor Function | | | Input | 0 | | I | | | | |
| RESERVED PB1 Function 7 | | | | | | 0 | 1 | | | |
| Reserved A Reserved 4 Reserved 5 Reserved 5 Reserved 6 NA NA Reserved 6 NA NA NA NA NA NA NA | | | | | | 1/0 | 1 | | | |
| Reserved 4 | V22 | 204 | | | | | 1_ | DI 125 | | 1400 15 |
| Reserved 6 NA OFF OF | K22 | PB1 | Reserved | 4 | Function7 | NA | 1 ′ | PU/PD | 20 | VCC-IO |
| IO Disable 7 | | | Reserved | 5 | | NA | 1 | | | |
| Input 0 0 0 0 0 0 0 | | | Reserved | | | NA | 1 | | | |
| Output 1 | | | IO Disable | 7 | | OFF | 1 | | | |
| Output 1 | | | Input | 0 | | ı | | | | |
| K23 PB2 PWM0 3 Function7 I/O Z PU/PD 20 VCC-IO | | | Output | 1 | | 0 | 1 | | | |
| | | | Reserved | 2 | | NA | 1 | | | |
| Posonied 4 | K23 | PB2 | PWM0 | 3 | Function7 | 1/0 | z | PU/PD | 20 | VCC-IO |
| neserveu 4 NA NA | | | Reserved | 4 | | NA | 1 | | | |
| Reserved 5 NA | | | | | | | 1 | | | |
| Reserved 6 NA | | | | | | | 1 | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | Reserved | 2 | | NA | | | | |
| K24 | COO | PWM1 | 3 | Eunction 7 | I/O | 7 | מט/חם | 20 | VCC IO |
| K24 | PB3 | OWA_MCLK | 4 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CIRO_RX | 2 | | I NA | | | | |
| J24 | PB4 | Reserved Reserved | 4 | Function7 | NA NA | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | I2S_MCLK | 2 | | 0 | 1 | | | |
| | | AC97_MCLK | 3 | | 0 | | | -// | |
| K20 | PB5 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | * | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | -1CO. | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | I2S_BCLK | 2 | | 1/0 | 7 | | | |
| K21 | PB6 | AC97_BCLK | 3 | Function7 | Y , | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | 60 | NA | | , | | |
| | | Reserved | 5 | -W, | NA | | | | |
| | | Reserved | 6 | (O), | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input Output | 1 | | 0 | | | | |
| | | I2S_LRCK | 2 | | 1/0 | | | | |
| | | AC97_SYNC | 3 | | 0 | | | | |
| J20 | PB7 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | 12S_DO0 | 2 | | 0 | | | | |
| J21 | PB8 | AC97_DO | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | - | Reserved | 4 | | NA | | -/ | | - = := |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | I2S_DO1 Reserved | 2 | | O NA | - | | | |
| J22 | PB9 | PWM6 | 4 | Function7 | I/O | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| 122 | DD40 | 12S_DO2 | 2 | From add = 1-7 | 0 | 1 | DIT /DD | 20 | VCC 10 |
| J23 | PB10 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | PWM7 | 4 | | I/O | | | | |
| | | Reserved | 5 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | 12S_DO3 | 2 | | 0 | | | | |
| 110 | DD11 | Reserved | 3 | Function 7 | NA | _ | DLI/DD | 20 | VCC 10 |
| J19 | PB11 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | I2S_DI | 2 | | 1 | | | | |
| G19 | PB12 | AC97_DI | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| G19 | PBIZ | Reserved | 4 | Function/ | NA | 2 | P0/PD | 20 | VCC-10 |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 |] | | . 1 | |
| | | SPI2_CS1 | 2 | | 1/0 | | PU/PD | | |
| | | Reserved | 3 | | NA | | | | |
| G20 | PB13 | OWA_DO | 4 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | W _ | | |
| | | Reserved | 6 | | NA | COX | 11. | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | 110 | | | |
| | | Output | 1 | | 0 | יכ | | | |
| | | SPI2_CS0 | 2 | | 1/0 | | | | |
| | | JTAG_MS0 | 3 | <.0 | 1 | | | | |
| G21 | PB14 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | • | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI2_CLK | 2 | | 1/0 | | | | |
| | | JTAG_CKO | 3 | | 1 | 1_ | | | |
| H22 | PB15 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI2_MOSI | 2 | | 1/0 | | | | |
| шээ | DD16 | JTAG_DO0 | 3 | Function 7 | 0 |] | DIT/DD | 20 | VCC IC |
| H23 | PB16 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 |] | | | |
| | | SPI2_MISO | 2 | | 1/0 | | | | |
| C22 | DD17 | JTAG_DI0 | 3 | Function 7 | I | | DIT/DD | 20 | VCC IO |
| G22 | PB17 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 |] | | | |
| G23 | PB18 | TWI1_SCK | 2 | Function7 | 1/0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 3 | | NA | 1 | | | |
| | | Reserved | 4 | | NA | 1 | | | |



| (1) | (2) | (2) | (4) | (m) | (6) | | (0) | (0) | - (10) |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TWI1_SDA | 2 | | 1/0 | | | | |
| G24 | PB19 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | . 525 | Reserved | 4 | | NA | _ | . 57. 2 | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | _ | | | |
| | | Output | 1 | | 0 | | | | |
| | | TWI2_SCK | 2 | | 1/0 | | | | |
| F24 | PB20 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| 124 | 1 520 | PWM4 | 4 | Tunction | 1/0 | | 1 0/1 5 | 20 | VCC 10 |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | 1.1 | |
| | | Output | 1 | | 0 | | | | |
| | | TWI2_SDA | 2 | | 1/0 | | | | |
| F21 | PB21 | Reserved | 3 | Function7 | NA | Z | PLI/PID | 20 | VCC-IO |
| | 1521 | PWM5 | 4 | Tunction | 1/0 | | PU/PD | 20 | VCC 10 |
| | | Reserved | 5 | | NA | 4COV | | | |
| | | Reserved | 6 | | NA | -100 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | |) ' | | | |
| | | Output | 1 | 40 | 6 | | | | |
| | | UARTO_TX | 2 | | ð | | | | |
| F22 | PB22 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| 122 | 1 522 | Reserved | 4 | 1 unction | NA | | 1 0/1 5 | 20 | VCC 10 |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | UARTO_RX | 2 | | 1 | | | | |
| F23 | PB23 | CIR1_RX | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | _ | , | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| GPIOC | | | | Г | 1 | T | | T | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | NWE | 2 | | 0 | - | | | |
| AB11 | PC0 | SPI0_MOSI | 3 | Function7 | 1/0 | z | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | NALE SDIO MISO | 3 | | O I/O | - | | | |
| AC10 | PC1 | SPI0_MISO Reserved | 4 | Function7 | NA | z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA NA | - | | | |
| | | Reserved | 6 | | NA NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | | 0 | | I I | | | | |
| AD10 | DC2 | Input | | Function7 | 0 | - | חמ/וום | 20 | VCC-PC |
| AD10 | PC2 | Output | 1 | PulledOH7 | | Z | PU/PD | 20 | VCC-PC |
| | | NCLE | 2 | | 0 | | | | |



| March Marc | Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|--|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| ## 1897年6日 1 日本では 1 日本で | | | CDIO CLY | 2 | | 1/0 | | | | |
| Part | | | | | | | - | | | |
| Record Record | | | | | | | - | | | |
| 10 10 10 10 10 10 10 10 | | | | | | - | - | | | |
| FC1 | | | | | | | - | | | |
| MESS PESS PESS PESS PESS PESS PESS PESS | | | | | | | | | | |
| ### 1600 ## | | | | | | | - | | | |
| Marche M | | | | | | | - | | | |
| Main | | | | | | | - | | | |
| National | AB12 | PC3 | | | Function7 | | PU | PU/PD | 20 | VCC-PC |
| Marche M | | | | | | | <u> </u> | | | |
| CD CD CD CD CD CD CD CD | | | | | | | <u> </u> | | | |
| No. P.C. P | | | | | | | - | | | |
| Multiple | | | | | | | | | | |
| Mail | | | | | | | - | | | |
| Mile | | | | | | | - | | | |
| Marchanowed 4 | | | | | | | - | | | |
| Reserved 4 | W16 | PC4 | | | Function7 | | PU | PU/PD | 20 | VCC-PC |
| Society G O Disable F | | | | | | | | · | | |
| Disable 7 | | | Reserved | 5 | | NA | | | | |
| AC18 PCS P | | | Reserved | 6 | | NA |] | | 1.1 | |
| AC18 PC5 Dotable 1 | | | IO Disable | 7 | | OFF | | | | |
| ACEA | | | Input | 0 | | I | | | | |
| Mail | | | Output | 1 | | 0 | 1 | | | |
| Reserved Figure Foliable | | | NRE | 2 | | 0 | | . (1) | | |
| Reserved Figure Foliable | | | SDC2_DS | 3 | | 1 | | | | |
| Reserved Figure Foliable | AC18 | PC5 | | 4 | Function7 | NA | z CO | PU/PD | 20 | VCC-PC |
| Reserved Figure Foliable | | | | | | NA | 110 | | | |
| Formal F | | | | | | |), | | | |
| AC12 PC6 | | | | | | | | | | |
| AC12 PC6 | | | | | | | | | | |
| AC12 PC6 | | | | | | 0 | - | | | |
| AC12 PC6 Reserved 4 Reserved 5 Reserved 5 Reserved 7 Reserved 7 Reserved 7 Reserved 8 Reserved 8 Reserved 8 Reserved 9 Reserved 1 Reserved 1 Reserved 1 Reserved 1 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 7 Reserved 7 Reserved 7 Reserved 8 Reserved 8 Reserved 9 R | | | | | ~U, | | _ | | | |
| AC12 PG6 Reserved 4 Part Part Purchase Pu | | | | | (0) | - | - | | | |
| Reserved S Reserved S Reserved S Reserved S | AC12 | PC6 | | ., _ | Function7 | | PU | PU/PD | 20 | VCC-PC |
| Reserved 6 | | | | 1/2 | | | <u> </u> | | | |
| Mail | | | , | | | | - | | | |
| Modified Continue | | | | | | | - - | | | |
| AB13 PC7 MR1 1 1 1 1 1 1 1 1 1 | | | | | | OFF | | | | |
| AB13 | | | | | | | - | | | |
| AB13 PC7 SDC2_CLK 3 Reserved 4 Reserved 5 NA NA NA NA NA NA NA | | | Output | 1 | | 0 | | | | |
| AB13 PC7 Reserved 4 Reserved 5 Reserved 6 RO Disable 7 Output 1 NA NA PUPPD PUPD PUPD PUPD PUPD PUPD PUPD P | | | NRB1 | 2 | | 1 | | | | |
| Reserved 4 Reserved 5 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 7 Reserved 7 Reserved 1 Reserved 1 Reserved 4 Reserved 4 Reserved 4 Reserved 6 Reserved 7 Reserved 6 Reserved 7 Rese | AB13 | PC7 | SDC2_CLK | 3 | Function7 | | PII | PU/PD | 20 | VCC-PC |
| Reserved 6 10 Disable 7 7 7 7 7 7 7 7 7 | 7,013 | | Reserved | 4 | . diledon/ | NA |] . ~ | . 5/1 5 | 20 | VCC 1 C |
| D D Disable 7 | | | Reserved | 5 | | NA |] | | | |
| Function | | | Reserved | 6 | | NA | | | | |
| AC14 AC14 AC14 AC14 AC14 AC14 AC14 AC15 AC14 AC16 AC16 AC17 | | | IO Disable | 7 | | OFF | | | | |
| AC14 PC8 ND00 2 | | | Input | 0 | | 1 | | | | |
| AC14 PC8 | | | Output | 1 | | 0 | | | | |
| AC14 PC8 | | | NDQ0 | 2 | | 1/0 |] | | | |
| AC14 PC8 Reserved 4 Reserved 5 Reserved 6 ROPE NA NA PU/PD 20 VCC-PC VCC-PC VCC-PC NA NA PU/PD 20 VCC-PC VCC-PC VCC-PC VCC-PC NA NA PU/PD 20 VCC-PC VCC-PC VCC-PC VCC-PC AC17 Reserved 4 Reserved 6 NA NA PU/PD 20 VCC-PC VCC-PC VCC-PC NA NA PU/PD 20 VCC-PC VCC-PC VCC-PC AC17 PC10 Reserved 4 NA Function7 I Z PU/PD 20 VCC-PC VCC-PC VCC-PC VCC-PC VCC-PC AC17 PC10 | 1 | | | | | | 1_ | | | |
| Reserved 5 Reserved 6 NA NA NA NA NA NA NA | AC14 | PC8 | | | Function7 | | [†] Z | PU/PD | 20 | VCC-PC |
| Reserved 6 10 Disable 7 7 7 7 7 7 7 7 7 | | | | | | | 1 | | | |
| Function Dotable Function | | | | | | | 1 | | | |
| PC9 | | | | | | | 1 | | | |
| AB15 PC9 Output 1 | | | | | | | | | | |
| AB15 PC9 NDQ1 2 Function7 I/O Z Z PU/PD 20 VCC-PC | | | | | | | 1 | | | |
| AB15 PC9 | | | | | | | - | | | |
| AB15 PC9 Reserved 4 Reserved 5 Reserved 6 IO Disable 7 Input 0 Function 7 Reserved 2 NA NA NA OFF PU/PD 20 VCC-PC VCC-PC PU/PD 20 VCC-PC VCC-PC VCC-PC PU/PD 20 VCC-PC | | | | | | | - | | | |
| Reserved 5 NA NA NA NA NA NA NA | AB15 | PC9 | | | Function7 | | z | PU/PD | 20 | VCC-PC |
| Reserved 6 NA OFF OFF PC10 PC1 | | | | | | | - | | | |
| IO Disable 7 | | | | | | | - | | | |
| AC17 PC10 Input 0 Function7 I Z PU/PD 20 VCC-PC | | | | | | | - | | | |
| AC17 PC10 Function7 Z PU/PD 20 VCC-PC | | | | | | OFF | | | | |
| Output 1 O | AC17 | PC10 | | | Function7 | • | z | PU/PD | 20 | VCC-PC |
| | | - | Output | 1 | | 0 | | , | | - |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | NDQ2 | 2 | | 1/0 | | | | |
| | | SDC2_D2 | 3 | | 1/0 | | | | |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NDQ3 | 2 | | 1/0 | | | | |
| AC12 | PC11 | SDC2_D3 | 3 | Eunction 7 | 1/0 | | PU/PD | 20 | VCC-PC |
| AC13 | PCII | Reserved | 4 | Function7 | NA | Z | PO/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NDQ4 | 2 | | 1/0 | | | | |
| | | SDC2_D4 | 3 | | 1/0 | | | | |
| AD14 | PC12 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | 1 | NA | 1 | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | 1 | OFF | 1 | | () | |
| | | Input | 0 | | ı | | () | * | |
| | | Output | 1 | - | 0 | 1 | \n\ - | | |
| | | NDQ5 | 2 | - | 1/0 | | 11. | | |
| | | SDC2_D5 | 3 | - | 1/0 | 1,00 | | | |
| AC15 | PC13 | Reserved | 4 | Function7 | NA | XCOX | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA |),, | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | <.0 | OFF | 1 | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NDQ6 | 2 | 10, | 1/0 | _ | | | |
| | | SDC2_D6 | 3 | | 1/0 | _ | | | |
| AD16 | PC14 | Reserved • | 4 | Function7 | NA NA | z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | - | NA | _ | | | |
| | | Reserved | 6 | - | NA | _ | | | |
| | | IO Disable | 7 | - | OFF | _ | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | - | 0 | - | | | |
| | | NDQ7 | 2 | | 1/0 | | | | |
| | | SDC2_D7 | 3 | - | 1/0 | - | | | |
| AD17 | PC15 | | | Function7 | NA | Z | PU/PD | 20 | VCC-PC |
| | | Reserved Reserved | 5 | - | NA NA | - | | | |
| | | | | - | NA | | | | |
| | | Reserved IO Disable | 7 | - | OFF | - | | | |
| | | | 0 | | I | | | | |
| | | Input | 1 | - | 0 | - | | | |
| | | Output | 1 | - | | - | | | |
| | | NWP | 2 | - | 0 | - | | | |
| Y14 | PC16 | Reserved | 3 | Function7 | NA | PD | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | - | NA | - | | | |
| | | Reserved | 5 | - | NA | - | | | |
| | | Reserved | 6 | - | NA | 4 | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | - | 1 | 4 | | | |
| | | Output | 1 | - | 0 | - | | | |
| | | NCE2 | 2 | _ | 0 | 1 | | | |
| AC16 | PC17 | Reserved | 3 | Function7 | NA | PU | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | | NA | 1 | , | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| AB16 | PC18 | Input | 0 | Function7 | 1 | PU | PU/PD | 20 | VCC-PC |
| - | | | | , | | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Output | 1 | | 0 | | | | |
| | | NCE3 | 2 | | 0 | | | | |
| | | Reserved | 3 | | NA | | | | |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NCE4 | 2 | | 0 | | | | |
| | | SPI2_CS0 | 3 | | 1/0 | - | | | |
| AA16 | PC19 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NCE5 | 2 | | 0 | | | | |
| | | SPI2_CLK | 3 | | 1/0 | - | | | |
| AB18 | PC20 | Reserved | 4 | Function7 | NA | - z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | _ | | O(1) | |
| | | IO Disable | 7 | | OFF | _ | | • | |
| | | Input | 0 | | 1 | | 5 | | |
| | | Output | 1 | | 0 | - (| 11, | | |
| | | NCE6 | 2 | | 0 | | | | |
| | | SPI2_MOSI | 3 | | 1/0 | XCOX | | | |
| AA14 | PC21 | | | Function7 | | 3 | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA NA | | | | |
| | | Reserved | | 10 | | _ | | | |
| | | Reserved | 6 | 70 | NA | _ | | | |
| | | IO Disable | 7 | <i>w</i> , | OFF . | | | | |
| | | Input | 0 | (O), | 1 | _ | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | NCE7 | 2 | | 0 | | | | |
| Y16 | PC22 | SPI2_MISO | 3 | Function7 | 1/0 | - z | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | V | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | _ | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | Reserved | 2 | | NA | _ | | | |
| AB17 | PC23 | SPIO_CSO | 3 | Function7 | 1/0 | - PU | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | | NA | 1 | | | |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NDQS | 2 | | 1/0 | | | | |
| AD13 | PC24 | SDC2_RST | 3 | Function7 | 0 | | PU/PD | 20 | VCC-PC |
| | . 32 . | Reserved | 4 | | NA | _ | . 5,1. 5 | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| T15,U15 | VCC-PC | VCC-PC | NA | NA | Р | NA | NA | NA | NA |
| GPIOD | | | | | | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| N42 | npo | LCD0_D0 | 2 | Function 7 | 0 | | DIT/DD | 20 | VCC DD |
| M2 | PD0 | LVDS0_VP0 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | 1 | | | |
| | | Reserved | 5 | | NA | | | | |
| | 1 | <u> </u> | <u>I</u> | I | <u> </u> | 1 | <u>I</u> | L | Ī |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D1 | 2 | | 0 | | | | |
| M1 | PD1 | LVDS0_VN0 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| IVII | PDI | Reserved | 4 | Fullction/ | NA | | PO/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D2 | 2 | | 0 | _ | | | |
| N2 | PD2 | LVDS0_VP1 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | _ | , | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | 1.1 | |
| | | LCD0_D3 | 2 | | 0 | - | PU/PD | \sim 17 | |
| M3 | PD3 | LVDS0_VN1 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | - | Reserved Reserved | 5 | | NA NA | - | | | |
| | - | Reserved | 6 | | NA NA | | // , | | |
| | | IO Disable | 7 | | OFF | 0 | | | |
| | | Input | 0 | | l a | 10 | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D4 | 2 | _ | 6 | | | | |
| | | LVDS0_VP2 | 3 | 6.0 | O | | | | |
| P1 | PD4 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | • | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D5 | 2 | | 0 | | | | |
| P2 | PD5 | LVDS0_VN2 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| 12 | | Reserved | 4 | Tunction/ | NA | | 10/12 | 20 | VCCTD |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | LCD0_D6 | 2 | | 0 | - | | | |
| R1 | PD6 | LVDS0_VPC | 3 | Function7 | 0 | z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA NA | - | | | |
| | | Reserved Reserved | 6 | | NA NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD0_D7 | 2 | | 0 | 1 | | | |
| | | LVDS0_VNC | 3 | | 0 | 1 | | | |
| P3 | PD7 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| R2 | PD8 | LCD0_D8 | 2 | Function7 | 0 | z | PU/PD | 20 | VCC-PD |
| | | LVDS0_VP3 | 3 | | 0 | | . 5/1. 5 | | |
| | <u> </u> | Reserved | 4 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D9 | 2 | | 0 | 1 | | | |
| | | LVDS0_VN3 | 3 | | 0 | 1_ | | | |
| R3 | PD9 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | LCD0_D10 | 2 | | 0 | - | | | |
| | | LVDS1_VP0 | 3 | | 0 | - | | | |
| L5 | PD10 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | | 0 | | I | | | 4 | |
| | | Input | 1 | | 0 | - | | 141 | |
| | | Output | | | | - | | \sim 1.7 | |
| | | LCD0_D11 | 2 | | 0 | - | ри/Ро | | |
| L4 | PD11 | LVDS1_VN0 | 3 | Function7 | 0 | z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | _ (| 11, | | |
| | | Reserved | 5 | | NA | cO' | | | |
| | | Reserved | 6 | | NA | XCOX | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | 10 | 6 | - | | | |
| | | LCD0_D12 | 2 | V O | 0 | - | | | |
| L3 | PD12 | LVDS1_VP1 | 3 | Function 7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | 'O'' | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | LCD0_D13 | 2 | | 0 | - | | | |
| M4 | PD13 | LVDS1_VN1 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D14 | 2 | | 0 | | | | |
| N3 | PD14 | LVDS1_VP2 | 3 | Function7 | 0 | - Z | PU/PD | 20 | VCC-PD |
| | . 517 | Reserved | 4 | · diledoni | NA | _ | . 5/1. 5 | | |
| | | Reserved | 5 | | NA |] | | | |
| | | Reserved | 6 | | NA |] | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D15 | 2 | | 0 | | | | |
| N/A | DD45 | LVDS1_VN2 | 3 | Function 7 | 0 | | DIT/DD | 20 | VCC DD |
| N4 | PD15 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| P5 | PD16 | LCD0_D16 | 2 | Function7 | 0 | - z | PU/PD | 20 | VCC-PD |
| | | LVDS1_VPC | 3 | | 0 | † | | | |
| | | TAD21_ALC | 3 | | U | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA |] | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D17 | 2 | | 0 | | | | |
| P4 | PD17 | LVDS1_VNC | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| T** | 101/ | Reserved | 4 | i uncuoni | NA | | רט/רט | 20 | VCC-FD |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_D18 | 2 | | 0 | | | | |
| R5 | PD18 | LVDS1_VP3 | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| 110 | . 510 | Reserved | 4 | | NA | _ | . 5/1. 5 | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | 1.1 | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | //,,, | |
| | | LCD0_D19 | 2 | | 0 | | | | |
| R4 | PD19 | LVDS1_VN3 | 3 | Function7 | 0 | 7 | PU/PD | 20 | VCC-PD |
| N4 | 1013 | Reserved | 4 | T direction? | NA | -01 | 0,12 | 20 | VCC 1 2 |
| | | Reserved | 5 | | NA | ^z COY | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | <i>J</i> • | | | |
| | | Input | 0 | 40 | 1 | | | | |
| | | Output | 1 | 60 | ð | | | | |
| | | LCD0_D20 | 2 | | 0 | | | | |
| T2 | PD20 | CSI1_MCLK | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | | , | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | LCD0_D21 | 2 | | 0 | | | | |
| U1 | PD21 | SMC_VPPEN | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 0 | - | | | |
| | | Output LCD0_D22 | 2 | | 0 | 1 | | | |
| | | SMC_VPPPP | 3 | | 0 | 1 | | | |
| U2 | PD22 | Reserved | 4 | Function7 | NA NA | z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA NA | 1 | | | |
| | | Reserved | 6 | | NA NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD0_D23 | 2 | | 0 | 1 | | | |
| | | SMC_DET | 3 | | ı | 1 | | | |
| T3 | PD23 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 5 | | NA NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| T4 | PD24 | Output | 1 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| •• | 1027 | LCD0_CLK | 2 | . diletion/ | 0 | ⁻ | . 5/1 5 | | |
| | | FCDO_CFK | | <u> </u> | J | j | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | SMC VCCEN | 2 | | 0 | | | | |
| | | SMC_VCCEN | 3 | | | - | | | |
| | | Reserved Reserved | 5 | | NA NA | - | | | |
| | | Reserved | 6 | | NA NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | | | | | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_DE | 2 | | 0 | - | | | |
| T5 | PD25 | SMC_RST | 3 | Function7 | 0 | z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | - | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | LCD0_HSYNC | 2 | | 0 | _ | | | |
| U5 | PD26 | SMC_SLK | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-PD |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | 1.1 | |
| | | IO Disable | 7 | | OFF | | | ~ 1.7 | |
| | | Input | 0 | | I | | | / , , , | |
| | | Output | 1 | | 0 | | | | |
| | | LCD0_VSYNC | 2 | | 0 | | () | | |
| U6 | PD27 | SMC_SDA | 3 | Function7 | 1/0 | 7 | PU/PD | 20 | VCC-PD |
| | 1 527 | Reserved | 4 | Tunction | NA | z CO | 1 0/1 2 | 20 | VCC 1 D |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | <i>)</i> ' | | | |
| | | IO Disable | 7 | | OFF | | | | |
| N7,N8 | VCC-PD | VCC-PD | NA | NA | P | NA | NA | NA | NA |
| GPIOE | | | | | | | | | |
| | | Input | 0 | $\cdot \circ \circ \circ$ | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TSO_CLK | 2 | | 1 | | | | |
| AA17 | PEO | CSIO_PCLK | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-PE |
| AAI7 | PLO | Reserved | 4 | Function/ | NA | | F0/FD | 20 | VCC-FL |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TSO_ERR | 2 | | I | | | | |
| V17 | DE1 | CSI0_MCLK | 3 | Function 7 | 0 | | DIT/DD | 20 | VCC DE |
| Y17 | PE1 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA |] | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | TS0_SYNC | 2 | | I | 1 | | | |
| | | CSIO_HSYNC | 3 | | 1 | 1 | _ | | |
| W17 | PE2 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | TS0_DVLD | 2 | | ı | 1 | | | |
| | | CSIO_VSYNC | 3 | | 1 | 1 | | | |
| W19 | PE3 | Reserved | 4 | Function7 | NA NA | Z | PU/PD | 20 | VCC-PE |
| | | | | | | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS0_D0 | 2 | | 1 | | | | |
| V10 | DE/I | CSIO_D0 | 3 | Function 7 | 1 | 7 | ממ/וום | 20 | VCC DE |
| Y19 | PE4 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TSO_D1 | 2 | | 1 | | | | |
| ۸۸10 | DES | CSIO_D1 | 3 | Function 7 | 1 | 7 | ממ/וום | 20 | VCC DE |
| AA19 | PE5 | SMC_VPPEN | 4 | Function7 | 0 | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA |] | | | |
| | | Reserved | 6 | | NA | | | | |
| | ļ | IO Disable | 7 | | OFF |] | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | ļ | TSO_D2 | 2 | | I |] | | | |
| AD10 | DEC | CSI0_D2 | 3 | Function 7 | I |] | DIT/DD | 20 | VCC DE |
| AB19 | PE6 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | ļ | Reserved | 5 | | NA |] | | (/,, | |
| | ļ | Reserved | 6 | | NA |] | | * | |
| | | IO Disable | 7 | | OFF | | 1 | | |
| | | Input | 0 | | I | XCOX | 1, | | |
| | ļ | Output | 1 | | 0 | | | | |
| | | TS0_D3 | 2 | | 1 | 170 | | | |
| AC10 | DE 7 | CSI0_D3 | 3 | Function 7 | 1 | | | 30 | VCC DE |
| AC19 | PE7 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | ļ | Reserved | 5 | | NA |] | | | |
| | ļ | Reserved | 6 | ~ 7 | NA |] | | | |
| | | IO Disable | 7 | | OFF |] | | | |
| | | Input | 0 | 10. | I | | | | |
| | | Output | 40 | 7 | 0 |] | | | |
| | | TSO_D4 | 2 | | I | | | | |
| AD10 | DEO | CSI0_D4 | 3 | Eunction 7 | 1 | | מט/חס | 20 | VCC DE |
| AD19 | PE8 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA | | | | |
| | V | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TSO_D5 | 2 | | 1 | | | | |
| AD20 | PE9 | CSIO_D5 | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-PE |
| MUZU | rLJ | Reserved | 4 | Turicuoti7 | NA | | רט/דט | 20 | VCC-PE |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS0_D6 | 2 | | I | | | | |
| AD20 | DE10 | CSIO_D6 | 3 | Eunction 7 | 1 | 7 | מון/מה | 20 | VCC DE |
| AB20 | PE10 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PE |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | <u> </u> | | <u> </u> |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TSO_D7 | 2 | | I |] | | | |
| l | PE11 | CSI0_D7 | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-PE |
| AC20 | LLTT | | | 4 | — | 1 | 1 | | |
| AC20 | , | Reserved | 4 | | NA | | | | |
| AC20 | , | | 5 | | NA NA | | | | |



| (1) | (2) | (3) | (4) | | (6) | 2 112 (7) | 2 (2 (8) | D 55 C: 11 (9) (A) | 2 (10) |
|--|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------|
| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply(10) |
| | | IO Disable | 7 | | OFF | | | | |
| U17 | VCC-PE | VCC-PE | NA | NA | Р | NA | NA | NA | NA |
| GPIOF | 1 | | | <u> </u> | 1 | <u> </u> | 1 | <u> </u> | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC0_D1 | 2 | | 1/0 | _ | | | |
| AA11 | PF0 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PF |
| | | JTAG_MS1 | 4 | | I | _ | · | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | _ | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC0_D0 | 2 | | 1/0 | _ | | | |
| Y11 | PF1 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PF |
| | | JTAG_DI1 | 4 | | I | | , | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | 1.1 | |
| | | Output | 1 | | 0 | | | ~ 1 | |
| | | SDC0_CLK | 2 | | 0 | | | | |
| W11 | PF2 | Reserved | 3 | Function7 | NA | 7 | PLI/PD | 20 | VCC-PF |
| | | UARTO_TX | 4 | | 0 | Z Z Z Z Z Z | .4.1 | | |
| | | Reserved | 5 | | NA | -01 | • | | |
| | | Reserved | 6 | | NA | 100 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | | J ' | | | |
| | | Output | 1 | 4.0 | 0 | | | | |
| | | SDC0_CMD | 2 | | 1/0 | | | | |
| AA13 | PF3 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PF |
| AAIS | FFS | JTAG_DO1 | 4 | ruiction | 0 | | FO/FD | 20 | VCC-FF |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| , | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC0_D3 | 2 | | 1/0 | | | | |
| Y13 | PF4 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PF |
| 113 | F14 | UARTO_RX | 4 | Function/ | I | | FO/FD | 20 | VCC-FF |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC0_D2 | 2 | | 1/0 | _ | | | |
| W13 | PF5 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PF |
| AATO | FIJ | JTAG_CK1 | 4 | i unction/ | 1 | | FU/FU | 20 | VCC-FF |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| <u>. </u> | | IO Disable | 7 | | OFF | | | | |
| T12 | VCC-PF | VCC-PF | NA | NA | Р | NA | NA | NA | NA |
| GPIOG | | | | | | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS1_CLK | 2 | | 1 | | | | |
| A A 2 O | DC0 | CSI1_PCLK | 3 | Franchis : 7 | 1 | | DIT /DC | 20 | VCC 50 |
| AA20 | PG0 | SDC1_CMD | 4 | Function7 | 1/0 | Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | R | | | NA OFI | | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| Y20 | PG1 | IO Disable Input | 7 | Function7 | OFF I | – Z | PU/PD | 20 | VCC-PG |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | TS1_ERR | 2 | | 1 | | | | |
| | | CSI1_MCLK | 3 | | 0 | | | | |
| | | SDC1_CLK | 4 | | 0 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS1_SYNC | 2 | | 1 | | | | |
| AD24 | 200 | CSI1_HSYNC | 3 | Franchis a 7 | 1 |]_ | DI 1/DD | 20 | VCC PC |
| AB21 | PG2 | SDC1_D0 | 4 | Function7 | 1/0 | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | TS1_DVLD | 2 | | 1 | | | | |
| | | CSI1_VSYNC | 3 | | 1 | | | | |
| AC21 | PG3 | SDC1_D1 | 4 | Function7 | 1/0 | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA NA | - | | 4 | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | _ | | O(1) | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | 5 | | |
| | | | | | | _ (| 11, | | |
| | | TS1_D0 | 2 | | | | | | |
| AB22 | PG4 | CSI1_D0 | 3 | Function7 | 1 | XCOX | PU/PD | 20 | VCC-PG |
| | | SDC1_D2 | 4 | | 1/0 | | | | |
| | | CSIO_D8 | 5 | | | | | | |
| | | Reserved | 6 | 10 | NA | | | | |
| | | IO Disable | 7 | V U | OFF | | | | |
| | | Input | 0 | -0 | I | _ | | | |
| | | Output | 1 | 'O'' | 0 | | | | |
| | | TS1_D1 | 2 | | 1 | | | | |
| AC22 | PG5 | CSI1_D1 | 3 | Function7 | 1 | - Z | PU/PD | 20 | VCC-PG |
| | | SDC1_D3 | 4 | | 1/0 | | , | | |
| | | CSIO_D9 | 5 | | 1 | | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS1_D2 | 2 | | 1 | | | | |
| 4022 | 200 | CSI1_D2 | 3 | For attack | ı |]_ | DI 1/DD | 20 | VCC PC |
| AD22 | PG6 | UART3_TX | 4 | Function7 | 0 | - z | PU/PD | 20 | VCC-PG |
| | | CSIO_D10 | 5 | | I | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | TS1_D3 | 2 | | I | | | | |
| | | CSI1_D3 | 3 | | I | - | | | |
| AD23 | PG7 | UART3_RX | 4 | Function7 | 1 | Z | PU/PD | 20 | VCC-PG |
| | | CSIO_D11 | 5 | | 1 | | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | | | | | + | | | |
| | | TS1_D4 | 2 | | | - | | | |
| AC23 | PG8 | CSI1_D4 | 3 | Function7 | 1 | - z | PU/PD | 20 | VCC-PG |
| | | UART3_RTS | 4 | | 0 | 1 | | | |
| | | CSI0_D12 | 5 | | 1 | 4 | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| AC24 | PG9 | Input | 0 | Function7 | | Z | PU/PD | 20 | VCC-PG |
| | | | | | | | | | |



| (1) | (2) | (2) | (4) | | (6) | | (0) | | |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
| | | Output | 1 | | 0 | | | | |
| | | TS1_D5 | 2 | | I | | | | |
| | | CSI1_D5 | 3 | | 1 | | | | |
| | | UART3_CTS | 4 | | 1 | | | | |
| | | CSIO_D13 | 5 | | 1 | | | | |
| | | BIST_RESULTO | 6 | | 1/0 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | TS1_D6 | 2 | | 1 | | | | |
| AD22 | DC10 | CSI1_D6 | 3 | F | 1 | 1 | DIT /DD | 20 | VCC DC |
| AB23 | PG10 | UART4_TX | 4 | Function7 | 0 | Z | PU/PD | 20 | VCC-PG |
| | | CSIO_D14 | 5 | | 1 | 1 | | | |
| | | BIST_RESULT1 | 6 | | 1/0 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | TS1_D7 | 2 | | I | - | | | |
| | | CSI1_D7 | 3 | | I | - | | | |
| AB24 | PG11 | UART4_RX | 4 | Function7 | 1 | Z | PU/PD | 20 | VCC-PG |
| | | CSI0_D15 | 5 | | 1 | 1 | | | |
| | | Reserved | 6 | | NA | - | | O(1) | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| T17 | VCC-PG | VCC-PG | NA | NA | Р | NA | NA | NA | NA |
| GPIOH | | | | | | | | | |
| | | Input | 0 | | 1 | 100 | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD1_D0 | 2 | | 0 | | | | |
| | | IO Disable | 3 | | OFF | | | | |
| D23 | PH0 | UART3_TX | 4 | Function3 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | . 70 | NA | - | | | |
| | | EINTO | 6 | <i>¬</i> ∩′′ | INA | - | | | |
| | | CSI1_D0 | 7 | (0) | | - | | | |
| | | Input | - | | | | | | |
| | | | 0 | | | - | | | |
| | | Output | 2 | | 0 | - | | | |
| | | LCD1_D1 | | | 0 | - | | | |
| E23 | PH1 | IO Disable | 3 | Function3 | OFF . | z | PU/PD | 20 | VCC-IO |
| | | UART3_RX | 4 | | 1 | - | | | |
| | | Reserved | 5 | | NA . | - | | | |
| | | EINT1 | 6 | | 1 | - | | | |
| | | CSI1_D1 | 7 | | I | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | LCD1_D2 | 2 | | 0 | - | | | |
| D24 | PH2 | IO Disable | 3 | Function3 | OFF | Z | PU/PD | 20 | VCC-IO |
| | | UART3_RTS | 4 | | 0 | - | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | EINT2 | 6 | | I | _ | | | |
| | | CSI1_D2 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D3 | 2 | | 0 | | | | |
| E22 | PH3 | IO Disable | 3 | Function3 | OFF | - Z | PU/PD | 20 | VCC-IO |
| - L-L- | 1113 | UART3_CTS | 4 | , unctions | I | | 1 3/1 5 | 20 | VCC 10 |
| | | Reserved | 5 | | NA |] | | | |
| | | EINT3 | 6 | | I |] | | | |
| | | CSI1_D3 | 7 | | I | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| 022 | BUA | LCD1_D4 | 2 | 1 | 0 | 1_ | DI /25 | | . voo : o |
| C23 | PH4 | IO Disable | 3 | Function3 | OFF | - Z | PU/PD | 20 | VCC-IO |
| | | UART4_TX | 4 | | 0 | 1 | | | |
| | | Reserved | 5 | | NA | 1 | | | |
| | | | - | l . | <u> </u> | 1 | 1 | ĺ | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | EINT4 | 6 | | ı | | | | |
| | | CSI1_D4 | 7 | | I | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D5 | 2 | | 0 | | | | |
| 63.4 | 5115 | IO Disable | 3 | | OFF | 1_ | 21.1/22 | 20 | V66.10 |
| C24 | PH5 | UART4_RX | 4 | Function3 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | EINT5 | 6 | | 1 | | | | |
| | | CSI1_D5 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D6 | 2 | | 0 | - | | | |
| | | IO Disable | 3 | | OFF | - | | | |
| B24 | PH6 | UART5_TX | 4 | Function3 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | | | |
| | | EINT6 | 6 | | 1 | 1 | | | |
| | | CSI1_D6 | 7 | | 1 | 1 | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | 1 | | . 4 | |
| | | LCD1_D7 | 2 | | 0 | - | | | |
| | | IO Disable | 3 | | OFF | - | PU/PD | O(1) | |
| B22 | PH7 | UART5_RX | 4 | Function3 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | 5 | | |
| | | EINT7 | 6 | | 1 | ~ (| 11, | | |
| | | CSI1_D7 | 7 | | 1 | 0 | | | |
| | | Input | 0 | | ' | 40 | | | |
| | | Output | 1 | | 0 | | | | |
| | | | 2 | | 6 | | | | |
| | | LCD1_D8 | | 10 | | - | | | |
| B23 | PH8 | ERXD3 | 3 | Function0 | | Z | PU/PD | 20 | VCC-IO |
| | | KP_IN0 | 4 | ~\(\gamma\), | 1 | - | | | |
| | | Reserved | 5 | (O), | NA | - | | | |
| | | EINT8 | 6 | | 1 | _ | | | |
| | | CSI1_D8 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | | 1 | | 0 | - | | | |
| | | LCD1_D9 | 2 | | 0 | - | | | |
| A23 | РН9 | ERXD2 | 3 | Function0 | I | | PU/PD | 20 | VCC-IO |
| | | KP_IN1 | 4 | | I | _ | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | EINT9 | 6 | | 1 | - | | | |
| | | CSI1_D9 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D10 | 2 | | 0 | | | | |
| A22 | PH10 | ERXD1 | 3 | Function0 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | KP_IN2 | 4 | | 1 | | | | - |
| | | Reserved | 5 | | NA | | | | |
| | | EINT10 | 6 | | 1 | | | | |
| | | CSI1_D10 | 7 | | I | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D11 | 2 | | 0 | | | | |
| C21 | PH11 | ERXD0 | 3 | Function0 | I | Z | PU/PD | 20 | VCC-IO |
| C21 | L1177 | KP_IN3 | 4 | TUTICUOTIO | I | | רט/רט | 20 | VCC-10 |
| | | Reserved | 5 | | NA | | | | |
| | | EINT11 | 6 | | 1 | | | | |
| | | CSI1_D11 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| D22 | PH12 | LCD1_D12 | 2 | Function3 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | IO Disable | 3 | | OFF | 1 | | | |
| | | PS2_SCK1 | 4 | | 1/0 | 1 | | | |
| | | LOC OCUT | - | | 1,0 | j | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 5 | | NA | | | | |
| | | EINT12 | 6 | | I | | | | |
| | | CSI1_D12 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D13 | 2 | | 0 | | | | |
| C22 | PH13 | IO Disable | 3 | Function3 | OFF | Z | PU/PD | 20 | VCC-IO |
| C22 | F1113 | PS2_SDA1 | 4 | Tunctions | 1/0 | | 10/10 | 20 | VCC-10 |
| | | SMC_RST | 5 | | 0 | | | | |
| | | EINT13 | 6 | | 1 | | | | |
| | | CSI1_D13 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D14 | 2 | | 0 | | | | |
| B21 | PH14 | ETXD3 | 3 | Function0 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | KP_IN4 | 4 | ranctione | 1 | _ | . 57. 5 | | 766 16 |
| | | SMC_VPPEN | 5 | | 0 | | | | |
| | | EINT14 | 6 | | 1 | | | | |
| | | CSI1_D14 | 7 | | I | | | | |
| | | Input | 0 | | I | | | 1.1 | |
| | _ | Output | 1 | | 0 | _ | | | |
| | | LCD1_D15 | 2 | | 0 | _ | PU/PD | / / · · · | |
| A21 | PH15 | ETXD2 | 3 | Function0 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | KP_IN5 | 4 | | I | | /// | | |
| | - | SMC_VPPPP | 5 | | 0 | XCOX | | | |
| | | EINT15 | 6 | | 1 | 100 | | | |
| | | CSI1_D15 | 7 | | 1 | | | | |
| | - | Input | 0 | _ | | | | | |
| | | Output | 1 | 10 | 0 | | | | |
| | | LCD1_D16 | 2 | | 0 | | | | |
| D21 | PH16 | ETXD1 | 3 | Function5 | 0 | Z | PU/PD | 20 | VCC-IO |
| | - | KP_IN6 | 4 | (O), | 1 | | | | |
| | - | SMC_DET | 5 | | 1 | - | | | |
| | - | EINT16 | 6 | | 1 | - | | | |
| | | CSI1_D16 | 7 | | | | | | |
| | - | Input | | | 0 | - | | | |
| | | Output LCD1_D17 | 2 | | 0 | - | | | |
| | | ETXD0 | 3 | | 0 | - | | | |
| D18 | PH17 | KP_IN7 | 4 | Function0 | ı | Z | PU/PD | 20 | VCC-IO |
| | | SMC_VCCEN | 5 | | 0 | | | | |
| | | EINT17 | 6 | | 1 | | | | |
| | | CSI1_D17 | 7 | | | - | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD1_D18 | 2 | | 0 | 1 | | | |
| | | ERXCK | 3 | | ı | 1 | | | |
| C18 | PH18 | KP_OUT0 | 4 | Function0 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | SMC_SLK | 5 | | 0 | 1 | | | |
| | | EINT18 | 6 | | 1 | 1 | | | |
| | | CSI1_D18 | 7 | | I | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD1_D19 | 2 | | 0 | 1 | | | |
| | | ERXERR | 3 | | 1 | 1_ | D. 1 / | | |
| E19 | PH19 | KP_OUT1 | 4 | Function0 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | SMC_SDA | 5 | | 1/0 |] | | | |
| | | EINT19 | 6 | | I |] | | | |
| | | CSI1_D19 | 7 | | I |] | | | |
| | | Input | 0 | | I | | | | |
| F40 | DUOC | Output | 1 | Formation 5 | 0 |] | DI 1/20 | 20 | VCC 10 |
| F18 | PH20 | LCD1_D20 | 2 | Function5 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | ERXDV | 3 | | I |] | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 4 | | 0 | | | | |
| | | IO Disable | 5 | | OFF | - | | | |
| | | EINT20 | 6 | | 1 | | | | |
| | | CSI1_D20 | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D21 | 2 | | 0 | | | | |
| D19 | PH21 | EMDC | 3 | Function5 | 0 | Z | PU/PD | 20 | VCC-IO |
| D13 | F1121 | Reserved | 4 | Tunctions | 1 | | 10/10 | 20 | VCC-10 |
| | | IO Disable | 5 | | OFF | | | | |
| | | EINT21 | 6 | | I | | | | |
| | | CSI1_D21 | 7 | | 1 | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | LCD1_D22 | 2 | | 0 | 1 | | | |
| | | EMDIO | 3 | | 1/0 | 1 | | | |
| G17 | PH22 | KP_OUT2 | 4 | Function6 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | SDC1_CMD | 5 | | 1/0 | - | | | |
| | | IO Disable | 6 | | OFF | - | | | |
| | | CSI1_D22 | 7 | | | 1 | | . 4 | |
| | | Input | 0 | | 1 | | | 1/1 | |
| | | Output | 1 | | 0 | 1 | | ΩII | |
| | | | | | 0 | - | () | , | |
| | | LCD1_D23 | 2 | | | - | | | |
| C19 | PH23 | ETXEN | 3 | Function6 | 0 | ^z CO ^x | PU/PD | 20 | VCC-IO |
| | | KP_OUT3 | 4 | | 0 | -O1 | | | |
| | | SDC1_CLK | 5 | | 0 | 10 | | | |
| | | IO Disable | 6 | | OFF | | | | |
| | | CSI1_D23 | 7 | | 1 | | | | |
| | | Input | 0 | 40 | 1, | - | | | |
| | | Output | 1 | | ð | - | | | |
| | | LCD1_CLK | 2 | | 0 | | | | |
| B18 | PH24 | ETXCK | 3 | Function6 | 1 | - Z | PU/PD | 20 | VCC-IO |
| D10 | PH24 | KP_OUT4 | 4 | Functions | 0 | | PO/PD | 20 | VCC-10 |
| | | SDC1_D0 | 5 | 7 | 1/0 | | | | |
| | | IO Disable | 6 | | OFF | | | | |
| | | CSI1_PCLK | 7 | | 1 | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD1_DE | 2 | | 0 | | | | |
| | | ECRS | 3 | | 1 | - | | | |
| E18 | PH25 | KP_OUT5 | 4 | Function6 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | SDC1_D1 | 5 | | 1/0 | 1 | | | |
| | | IO Disable | 6 | | OFF | - | | | |
| | | CSI1_FIELD | 7 | | 1/0 | - | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | | | | | - | | | |
| | | LCD1_HSYNC | 2 | | 0 | - | | | |
| A18 | PH26 | ECOL | 3 | Function6 | 1 | z | PU/PD | 20 | VCC-IO |
| | | KP_OUT6 | 4 | | 0 | - | | | |
| | | SDC1_D2 | 5 | | 1/0 | - - | | | |
| | | IO Disable | 6 | | OFF | - | | | |
| | | CSI1_HSYNC | 7 | | I | | | | |
| | | Input | 0 | | I | _ | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | LCD1_VSYNC | 2 | | 0 | | | | |
| B19 | PH27 | ETXERR | 3 | Function6 | 0 | - Z | PU/PD | 20 | VCC-IO |
| 513 | 1112/ | KP_OUT7 | 4 | , unctions | 0 | | . 5/1 5 | 20 | VCC 10 |
| | | SDC1_D3 | 5 | | 1/0 | | | | |
| | | IO Disable | 6 | | OFF |] | | | |
| | | CSI1_VSYNC | 7 | | I | 1 | | | |
| GPIO I | | 1 | 1 | | | | <u> </u> | | <u>.</u> |
| | | Input | 0 | | I | | | | |
| AA22 | PIO | Output | 1 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| R40 Datasheet <i>(Revi</i> | <u>I</u> | | | Convright © 2016 Allwinner | | 1 | <u> </u> | <u>I</u> | Page 41 |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 2 | | NA | | | | |
| | | | 2 | | | - | | | |
| | | TWI3_SCK Reserved | 4 | | I/O NA | - | | | |
| | | Reserved | 5 | | NA NA | - | | | |
| | | Reserved | 6 | | NA NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | | | | I | | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | Reserved | 2 | | NA L/O | _ | | | |
| AA23 | PI1 | TWI3_SDA | 3 | Function7 | I/O | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | | | NA | _ | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 1 | _ | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | Reserved | 2 | | NA L/O | _ | | | |
| AA24 | PI2 | TWI4_SCK | 4 | Function7 | I/O NA | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | | | | | | | |
| | | Reserved | 5 | | NA | | | 141 | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF . | | $\left(\cdot \right)$ | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | _ (| 11, | | |
| | | PWM1 | 3 | | 1/0 | | | | |
| Y22 | PI3 | TWI4_SDA | 4 | Function7 | NA . | XCOX | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA NA | | | | |
| | | Reserved Reserved | 6 | | NA NA | | | | |
| | | IO Disable | 7 | 70 | OFF | - | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | ~U, | 0 | - | | | |
| | | SDC3_CMD | 2 | 101 | 1/0 | - | | | |
| | | Reserved | 3 | | NA NA | _ | | | |
| Y23 | PI4 | Reserved | 4 | Function7 | NA NA | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA NA | _ | | | |
| | | Reserved | 6 | | NA | _ | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | SDC3_CLK | 2 | | 0 | | | | |
| | | Reserved | 3 | | NA | - | | | |
| W22 | PI5 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | SDC3_D0 | 2 | | 1/0 | 1 | | | |
| | | Reserved | 3 | | NA NA | | | | |
| W23 | PI6 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | SDC3_D1 | 2 | | 1/0 | 1 | | | |
| | | Reserved | 3 | | NA | 1 | | | |
| W24 | PI7 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| W20 | PI8 | Input | 0 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | | | | L . | | . 5,. 5 | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Output | 1 | | 0 | | | | |
| | | SDC3_D2 | 2 | | 1/0 | 1 | | | |
| | | Reserved | 3 | | NA | | | | |
| | | Reserved | 4 | | NA | 1 | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SDC3_D3 | 2 | | 1/0 | - | | | |
| | | Reserved | 3 | | NA | - | | | |
| V22 | PI9 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SPIO_CSO | 2 | | 1/0 | - | | | |
| | | UART5_TX | 3 | | 0 | - | | | |
| V23 | PI10 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | | | |
| | | EINT22 | 6 | | I | - | | O(1) | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | .10 | | |
| | | Output | 1 | | 0 | | | | |
| | | SPIO_CLK | 2 | | 1/0 | 100 | | | |
| | | UART5_RX | 3 | | 1 | XCOX | | | |
| V24 | PI11 | Reserved | 4 | Function7 | NA | יי | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | EINT23 | 6 | | 1 | | | | |
| | | IO Disable | 7 | ~ \ | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI0_MOSI | 2 | • | 1/0 | | | | |
| U18 | PI12 | UART6_TX | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| 018 | F 112 | CLK_OUT_A | 4 | Tunction/ | 0 | | 10/10 | 20 | VCC-10 |
| | | Reserved | 5 | | NA | | | | |
| | | EINT24 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI0_MISO | 2 | | 1/0 | | | | |
| V21 | PI13 | UART6_RX | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | CLK_OUT_B | 4 | | 0 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | EINT25 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SPIO_CS1 | 2 | | 1/0 | - | | | |
| U23 | PI14 | PS2_SCK1 | 3 | Function7 | 1/0 | Z | PU/PD | 20 | VCC-IO |
| | | TCLKIN0 | 4 | | l NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | EINT26 | 6 | | I | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 2 | | 0 1/0 | - | | | |
| | | SPI1_CS1 | 3 | | 1/0 | - | | | |
| U22 | PI15 | PS2_SDA1 | 4 | Function7 | 1/0 | Z | PU/PD | 20 | VCC-IO |
| | | TCLKIN1 | | | | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | EINT27 | 6 | | 055 | - | | | |
| | | IO Disable | 7 | | OFF | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI1_CS0 | 2 | | 1/0 | | | | |
| T19 | PI16 | UART2_RTS | 3 | Function7 | 0 | - Z | PU/PD | 20 | VCC-IO |
| 113 | 1110 | Reserved | 4 | Tunction/ | NA | | 10/12 | 20 | VCC 10 |
| | | Reserved | 5 | | NA | | | | |
| | | EINT28 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI1_CLK | 2 | | 1/0 | | | | |
| 22 | D14.7 | UART2_CTS | 3 | | I |]_ | 211/22 | | V66 10 |
| T23 | PI17 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | 1 | | | |
| | | EINT29 | 6 | | 1 | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | SPI1_MOSI | 2 | | 1/0 | 1 | | | |
| | | UART2_TX | 3 | | 0 | 1 | | | |
| T24 | PI18 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | O(1) | |
| | | EINT30 | 6 | | 1 | 1 | | | |
| | | IO Disable | 7 | | | 1 | 5 | | |
| | | Input | 0 | | 1 | | 11. | | |
| | | Output | 1 | | 0 | XCOX | | | |
| | | SPI1_MISO | 2 | | 1/0 | 1 | | | |
| | | UART2_RX | 3 | | 1,0 | | | | |
| T22 | PI19 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | 10 | NA NA | _ | | | |
| | | EINT31 | 6 | | INA | + | | | |
| | | | 7 | ~\(\), | 055 | + | | | |
| | | IO Disable | | (0), | OFF | | | | |
| | | Input | 0 | | 1 | _ | | | |
| | | Output | 101- | | 0 | _ | | | |
| | | PS2_SCK0 | 3 | | 1/0 | _ | | | |
| T21 | PI20 | UART7_TX | | Function7 | 0 | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | _ | | | |
| | | Reserved | 5 | | NA . | _ | | | |
| | | PWM2 | 6 | | 1/0 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | _ | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | PS2_SDA0 | 2 | | 1/0 | - | | | |
| R23 | PI21 | UART7_RX | 3 | Function7 | I | - Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | _ | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | PWM3 | 6 | | 1/0 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| System | 1 | T | T | I | 1 | 1 | T | I | |
| C20 | NMI | NMI | NA | NA | 1 | Z | PU/PD | NA | VCC-RTC |
| R24 | RESET | RESET | NA | NA | 1 | Z | PU/PD | NA | VCC-IO |
| U12 | TEST | TEST | NA | NA | 1 | PD | PU/PD | NA | VCC-PF |
| L7 | FEL | FEL | NA | NA | I | PU | PU/PD | NA | VCC-PD |
| K7 | JTAG-SEL | JTAG-SEL | NA | NA | I | PU | PU/PD | NA | VCC-PD |
| ADC | | T | T | | 1 | | T | | |
| AD3 | KEYADC0 | KEYADC0 | NA | NA | Al | NA | NA | NA | AVCC |
| AA4 | KEYADC1 | KEYADC1 | NA | NA | Al | NA | NA | NA | AVCC |
| TV-OUT | | | | | | | | | |
| V1 | TVOUT0 | TVOUT0 | NA | NA | AO | NA | NA | NA | VCC-TVOUT |
| V2 | TVOUT1 | TVOUT1 | NA | NA | AO | NA | NA | NA | VCC-TVOUT |
| V3 | TVOUT2 | TVOUT2 | NA | NA | AO | NA | NA | NA | VCC-TVOUT |
| V4 | TVOUT3 | TVOUT3 | NA | NA | AO | NA | NA | NA | VCC-TVOUT |
| P8 | VCC-TVOUT | VCC-TVOUT | NA | NA | Р | NA | NA | NA | NA |
| | | | <u> </u> | <u>I</u> | | 1 | L | 1 | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|---------------------------------------|---|---|-------------------------|---|------------------------------------|---------------------------------|-----------------------------|-------------------------------------|---|
| N9 TV-IN | GND-TVOUT | GND-TVOUT | NA | NA | G | NA | NA | NA | NA |
| W2 | TVIN0 | TVIN0 | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| Y1 | TVIN1 | TVIN1 | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| Y2 | TVIN2 | TVIN2 | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| W3 | TVIN3 | TVIN3 | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| | | | | | | | | | |
| P7 | VCC-TVIN | VCC-TVIN | NA | NA | P | NA | NA | NA | NA |
| T10 | VRP-TVIN | VRP-TVIN | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| U10 | VRN-TVIN | VRN-TVIN | NA | NA | Al | NA | NA | NA | VCC-TVIN |
| P9 | GND-TVIN | GND-TVIN | NA | NA | G | NA | NA | NA | NA |
| SATA | | | | | | | T | | |
| AA9 | SATA-TXP | SATA-TXP | NA | NA | AO | NA | NA | NA | VDD25-SATA |
| AB9 | SATA-TXM | SATA-TXM | NA | NA | AO | NA | NA | NA | VDD25-SATA |
| AA8 | SATA-RXP | SATA-RXP | NA | NA | Al | NA | NA | NA | VDD25-SATA |
| AB8 | SATA-RXM | SATA-RXM | NA | NA | Al | NA | NA | NA | VDD25-SATA |
| W10 | REXT-SATA | REXT-SATA | NA | NA | AO | NA | NA | NA | VDD25-SATA |
| AB7 | SATA-CLKP | SATA-CLKP | NA | NA | Al | NA | NA | NA | VDD25-SATA |
| | SATA-CLKM | SATA-CLKM | NA | NA | Al | NA | NA | NA | VDD25-SATA |
| T9 | VDD-SATA | VDD-SATA | NA | NA NA | P | NA | NA | NA NA | NA |
| | | | | | | | | | |
| U9 HDMI | VDD25-SATA | VDD25-SATA | NA | NA | Р | NA | NA | NA | NA |
| V10 | HCEC | HCEC | NA | NA | I/O | NA | NA | NA | VCC-HDMI |
| | | | | | | | | \ | |
| U11 | HHPD | HHPD | NA | NA | 1/0 | NA | NA | ŇA | VCC-HDMI |
| V9 | HSCL | HSCL | NA | NA | 0 | NA | NA | NA | VCC-HDMI |
| W9 | HSDA | HSDA | NA | NA | I/O | NA | NA | NA | VCC-HDMI |
| AD5 | HTX0P | HTX0P | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AC5 | HTX0N | HTX0N | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AD6 | HTXIP | HTXIP | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AC6 | HTX1N | HTX1N | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AD7 | HTX2P | HTX2P | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AC7 | HTX2N | HTX2N | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| AD4 | НТХСР | HTXCP | NA (| NA | AO | NA | NA | NA | VCC-HDMI |
| AC4 | HTXCN | HTXCN | NA C | NA | AO | NA | NA | NA | VCC-HDMI |
| | VCC-HDMI | VCC-HDMI | | NA | P | NA | NA | NA | NA |
| L | VCC-HDIVII | VCC-HDIVII | NA - | NA | ۲ | INA | IVA | NA . | INA |
| MIPI DSI | | | $\sqrt{}$ | T | | | T | | |
| L2 | MDSI-CKN | MDSI-CKN | NA | NA | AO | NA | NA | NA | VCC-DSI |
| L1 | MDSI-CKP | MDSI-CKP | NA | NA | AO | NA | NA | NA | VCC-DSI |
| J2 | MDSI-D0N | MDSI-DON | NA | NA | A I/O | NA | NA | NA | VCC-DSI |
| J1 | MDSI-D0P | MDSI-D0P | NA | NA | A I/O | NA | NA | NA | VCC-DSI |
| K2 | MDSI-D1N | MDSI-D1N | NA | NA | AO | NA | NA | NA | VCC-DSI |
| K1 | MDSI-D1P | MDSI-D1P | NA | NA | AO | NA | NA | NA | VCC-DSI |
| J4 | MDSI-D2N | MDSI-D2N | NA | NA | AO | NA | NA | NA | VCC-DSI |
| J3 | MDSI-D2P | MDSI-D2P | NA | NA | AO | NA | NA | NA | VCC-DSI |
| K4 | MDSI-D3N | MDSI-D3N | NA | NA | AO | NA | NA | NA | VCC-DSI |
| К3 | MDSI-D3P | MDSI-D3P | NA | NA | AO | NA | NA | NA | VCC-DSI |
| L8 | VCC-DSI | VCC-DSI | NA | NA NA | P | NA | NA | NA | NA |
| ТР | VCC D31 | V CC D31 | 1773 | 1413 | 1 | 1973 | 14/1 | . ** 1 | 147. |
| | TDV1 | TDV1 | NIA | NΙΛ | ۸۱ | NA | NA | NΙΛ | AVCC |
| AA6 | TPX1 | TPX1 | NA NA | NA | Al | NA | NA | NA | AVCC |
| AB6 | TPX2 | TPX2 | NA | NA | Al | NA | NA | NA | AVCC |
| | TPY1 | TPY1 | NA | NA | Al | NA | NA | NA | AVCC |
| AB4 | TPY2 | TPY2 | NA | NA | Al | NA | NA | NA | AVCC |
| USB | = | | | | | | | | |
| | | | | | | | , | | |
| AC8 | USB0-DM | USB0-DM | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| AC8 AD8 | | USB0-DM USB0-DP | NA NA | NA NA | A I/O A I/O | NA NA | NA NA | NA NA | VCC-USB |
| | USB0-DM | | | | | | | | |
| AD8 | USB0-DM USB0-DP | USB0-DP | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| AD8 AC9 AD9 | USB0-DM USB0-DP USB1-DM USB1-DP | USB0-DP USB1-DM USB1-DP | NA NA NA | NA NA NA | A I/O A I/O | NA NA | NA NA | NA NA NA | VCC-USB VCC-USB |
| AD8 AC9 AD9 AA10 | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM | USB0-DP USB1-DM USB1-DP USB2-DM | NA NA NA | NA NA NA | A I/O A I/O A I/O | NA NA NA | NA NA NA | NA NA NA | VCC-USB VCC-USB VCC-USB |
| AD8 AC9 AD9 AA10 AB10 | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP | USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP | NA NA NA NA | NA NA NA NA | A I/O A I/O A I/O A I/O A I/O | NA NA NA NA NA | NA NA NA NA | NA NA NA NA | VCC-USB VCC-USB VCC-USB VCC-USB |
| AD8 AC9 AD9 AA10 AB10 T11 | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM | USB0-DP USB1-DM USB1-DP USB2-DM | NA NA NA | NA NA NA | A I/O A I/O A I/O | NA NA NA | NA NA NA | NA NA NA | VCC-USB VCC-USB VCC-USB |
| AD8 AC9 AD9 AA10 AB10 T11 Audio Codec | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | NA NA NA NA NA NA | NA NA NA NA NA NA | A I/O A I/O A I/O A I/O A I/O P | NA NA NA NA NA NA | NA NA NA NA NA | NA NA NA NA NA NA | VCC-USB VCC-USB VCC-USB VCC-USB NA |
| AD8 AC9 AD9 AA10 AB10 T11 Audio Codec | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | NA NA NA NA NA NA NA | NA NA NA NA NA NA NA NA | A I/O A I/O A I/O A I/O A I/O P AO | NA NA NA NA NA NA NA | NA NA NA NA NA NA NA | NA NA NA NA NA NA NA NA | VCC-USB VCC-USB VCC-USB VCC-USB NA AVCC |
| AD8 AC9 AD9 AA10 AB10 T11 Audio Codec | USB0-DM USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | USB0-DP USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB | NA NA NA NA NA NA | NA NA NA NA NA NA | A I/O A I/O A I/O A I/O A I/O P | NA NA NA NA NA NA | NA NA NA NA NA | NA NA NA NA NA NA | VCC-USB VCC-USB VCC-USB VCC-USB NA |



| (2) | (0) | (0) | (**) | | | | | | |
|---|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
| AC1 | FMINL | FMINL | NA | NA | Al | NA | NA | NA | AVCC |
| AC3 | VMIC | VMIC | NA | NA | AO | NA | NA | NA | AVCC |
| AB3 | MICIN1 | MICIN1 | NA | NA | Al | NA | NA | NA | AVCC |
| AD2 | MICIN2 | MICIN2 | NA | NA | Al | NA | NA | NA | AVCC |
| R8 | VRA1 | VRA1 | NA | NA | AO | NA | NA | NA | AVCC |
| T7 | VRA2 | VRA2 | NA | NA | AO | NA | NA | NA | AVCC |
| Т8 | VRP | VRP | NA | NA | AO | NA | NA | NA | AVCC |
| R7 | AVCC | AVCC | NA | NA | Р | NA | NA | NA | NA |
| AB2 | LINEINR | LINEINR | NA | NA | AI | NA | NA | NA | AVCC |
| AA3 | LINEINL | LINEINL | NA | NA | AI | NA | NA | NA | AVCC |
| V7 | AGND | AGND | NA | NA | G | NA | NA | NA | NA |
| AA1 | HPOUTR | HPOUTR | NA | NA | AO | NA | NA | NA | VCC-HP |
| AA2 | HPOUTL | HPOUTL | NA | NA | AO | NA | NA | NA | VCC-HP |
| V8 | GND-HP | GND-HP | NA | NA | G | NA | NA | NA | NA |
| Y3 | НРСОМ | нрсом | NA | NA | AO | NA | NA | NA | AVCC |
| W4 | НРСОМГВ | HPCOMFB | NA | NA | Al | NA | NA | NA | AVCC |
| W8 | НРВР | НРВР | NA | NA | AO | NA | NA | NA | VCC-HP |
| R9 | VCC-HP | VCC-HP | NA | NA | Р | NA | NA | NA | NA |
| Clock | | | | | 1 | <u> </u> | | | |
| A20 | X32KIN | X32KIN | NA | NA | AI | NA | NA | NA | VCC-RTC |
| B20 | X32KOUT | X32KOUT | NA | NA | AO | NA | NA | NA | VCC-RTC |
| H17 | VCC-RTC | VCC-RTC | NA | NA | P | NA | NA NA | NA | NA |
| H16 | RTC-VIO | RTC-VIO | NA | NA | AO | NA | NA NA | NA | VCC-RTC |
| AD11 | X24MIN | X24MIN | NA | NA | Al | | | NA | VCC-PLL |
| AC11 | X24MOUT | X24MOUT | NA | NA | AO | NA NA | NA NA | NA | VCC-PLL |
| T13 | VCC-PLL | VCC-PLL | NA | NA | P | NA NA | NA | NA | NA |
| Efuse | VCC 1 EE | VCC 1 EE | 107 | 100 | <u> </u> | | 1471 | 101 | 14/1 |
| M8 | VDD-EFUSE | VDD-EFUSE | NA | NA | Р | | NA | NA | NA |
| M7 | VDD-EFUSEBP | VDD-EFUSEBP | NA | NA NA | 6 | NA | NA | NA | NA |
| Power | VDD-LI OSLBF | VDD-LI O3LBF | IVA | IVA | | IVA | IVA | IVA | IVA |
| N17 | VDD-CPUFB | VDD-CPUFB | NA | NA . | 0 | NA | NA | NA | NA |
| J15,J16,J17,K16, | | | | | | | | | |
| K17,L16 | VCC-IO | VCC-IO | NA | NA | Р | NA | NA | NA | NA |
| N14,N15,N16,P15,P16,P17,R15,R16 | | VDD-CPU | NA C | NA | Р | NA | NA | NA | NA |
| M11,M12,N11, | VDD-SYS | VDD-SYS | | NA | Р | NA | NA | NA | NA |
| N12,P12,R13 | VDD-313 | VDD-313 | NA | IVA | P | INA | IVA | IVA | IVA |
| Ground A1,A24,AB14,AD | | - 41 | | | 1 | 1 | T | T | |
| ,AD24,B12,B8, C10,C15,C17,C4, E10,E13,E16,F10, F11,F12,F14,F17, F5,F7,F8,F9,G10, G13,G7,G8,G9, H11,H14,H15,H2, H4,H6,H8,H9,J10 J11,J12,J13,J14,J7, J9,K10,K11,K12, K13,K14,K15,K8, K9,L10,L11,L12, L13,L14,L15,L9, M10,M13,M14, M15,M16,M17, M9,N10,N13,P10 P11,P13,P14,P18 R10,R11,R12,R14 R17,T16,U13,U14,U16 | GND | GND | NA | NA | G | NA | NA | NA | NA |

^{(1).}SAO and SCAS,SA4 and SA11,SA7 and SBAO,SA15 and SCS1 are 4-pair multiplex pins.

^{(2).}NA: No Application.(3).OFF: Disable IO function of GPIO.



4.2. Signal Descriptions

R40 contains many peripheral interfaces. Many of the interfaces can multiplex up to eight functions. Pin-multiplexing configuration can refer to Table 4-1. Table 4-2 shows the detailed function description of every signal based on the different interface.

- (1). Signal Name: The name of every signal.
- (2). **Description**: The detailed function description of every signal.
- (3). Type: Denotes the signal direction.

| I (Input), O (Output), I/O(Input / Output), OD(Open-Drain), A (Analog), AI(Analog Input), AO(Analog Output), A I/O(Analog Input/Output) P (Power), G (Ground) | Table 4-2. Signal Descriptions | only |
|---|--|---------------------|
| | | |
| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
| DRAM | , , | |
| SDQ[31:0] | DRAM Bidirectional Data Line to the Memory Device | 1/0 |
| SDQS[3:0]P | DRAM Active-High Bidirectional Data Strobes to the Memory Device | 1/0 |
| SDQS[3:0]N | DRAM Active-Low Bidirectional Data Strobes to the Memory Device | 1/0 |
| SDQM[3:0] | DRAM Data Mask Signal to the Memory Device | 0 |
| SCKP | DRAM Active-High Clock Signal to the Memory Device | 0 |
| SCKN | DRAM Active-Low Clock Signal to the Memory Device | 0 |
| SCKE[1,0] | DRAM Clock Enable Signal to the Memory Device | 0 |
| SA[15:0] | DRAM Address Signal to the Memory Device | 0 |
| SBA[2:0] | DRAM Bank Address Signal to the Memory Device | 0 |
| SWE | DRAM Write Enable Strobe to the Memory Device | 0 |
| SCAS | DRAM Column Address Strobe to the Memory Device | 0 |
| SRAS | DRAM Row Address Strobe to the Memory Device | 0 |
| SCS0 | DRAM Chip Select Signal to the Memory Device | 0 |
| SODT[1:0] | DRAM On-Die Termination Output Signal | 0 |
| SZQ | DRAM ZQ Calibration(the signal connects to an external reference resistor which is used to calibrate DRAM input/output buffer) | Al |
| SRST | DRAM Reset Signal to the Memory Device | 0 |
| SVREF | DRAM Reference Power | Р |
| VCC-DRAM | DRAM Power Supply | Р |
| System Control | | |
| FEL | Boot Mode Select | I |



| . (1) | (2) | (2) |
|--------------------------------|---|---------------------|
| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
| JTAG-SEL | JTAG Mode Select | 1 |
| TEST | Test Signal | 1 |
| NMI | Non-Maskable Interrupt | 1 |
| RESET | Reset Signal | İ |
| Interrupt | | |
| EINT[31:0] | External Interrupt Input | I |
| JTAG | | |
| JTAG_DO[1:0] | JTAG Data Output | 0 |
| JTAG_DI[1:0] | JTAG Data Input | 1 |
| JTAG_MS[1:0] | JTAG Mode Select Input | 1 |
| JTAG_CK[1:0] | JTAG Clock Input | 1 |
| PWM | | |
| PWM[7:0] | Pulse Width Modulation Channel | I/O |
| СГОСК | | |
| X32KIN | Clock Input of 32768Hz Crystal | Al |
| X32KOUT | Clock Output of 32768Hz Crystal | AO |
| VCC-RTC | RTC Power Supply | Р |
| RTC-VIO | Internal LDO Output Bypass | AO |
| X24MIN | Clock Input of 24MHz Crystal | Al |
| X24MOUT | Clock Output of 24MHz Crystal | AO |
| VCC-PLL | PLL Power | Р |
| NAND FLASH | ~ 1 | |
| NDQ[7:0] | Nand Flash Data Bit | I/O |
| NCE[7:0] | Nand Flash Chip Select | 0 |
| NWE | Nand Flash Write Enable | 0 |
| NALE | Nand Flash Address Latch Enable | 0 |
| NCLE | Nand Flash Command Latch Enable | 0 |
| NRE | Nand Flash Read Enable | 0 |
| NRB[1:0] | Nand Flash Ready/Busy Status Indicator Signal | I |
| NWP | Nand Flash Write Protection | 0 |
| NDQS | Nand Flash Data Strobe | 1/0 |
| LCD(x=[1:0]) | | |
| LCDx_D[23:0] | LCD Data Bit | 0 |
| LCDx_CLK | LCD Clock Signal | 0 |
| LCDx_DE | LCD Data Enable | 0 |
| LCDx_HSYNC | LCD Horizontal Sync | 0 |
| LCDx_VSYNC | LCD Vertical Sync | 0 |
| LVDSx(x=1:0) | | I |
| LVDSx_VP[3:0] | LVDSx Data Positive Signal Output | 0 |
| LVDSx_VN[3:0] | LVDSx Data Negative Signal Output | 0 |
| LVDSx_VPC | LVDSx Clock Positive Output | 0 |
| LVDSx_VNC | LVDSx Clock Negative Output | 0 |
| HDMI | <u> </u> | |



| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|--------------------------------------|---------------------|
| НТХОР | HDMI Data0 Positive | AO |
| HTX0N | HDMI Data0 Negative | AO |
| HTX1P | HDMI Data1 Positive | AO |
| HTX1N | HDMI Data1 Negative | AO |
| HTX2P | HDMI Data2 Positive | AO |
| HTX2N | HDMI Data2 Negative | AO |
| НТХСР | HDMI Clock Positive | AO |
| HTXCN | HDMI Clock Negative | AO |
| VCC-HDMI | HDMI Power Supply | Р |
| HSCL | HDMI Serial Clock | 0 |
| HSDA | HDMI Serial Data | 1/0 |
| HHPD | HDMI Hot Plug Detect | 1/0 |
| HCEC | HDMI Consumer Electronics Control | I/O |
| MIPI DSI | | |
| MDSI-CKN | MIPI DSI Differential Clock Negative | AO |
| MDSI-CKP | MIPI DSI Differential Clock Positive | AO |
| MDSI-D0N | MIPI DSI Differential Data0 Negative | A I/O |
| MDSI-D0P | MIPI DSI Differential Data0 Positive | A I/O |
| MDSI-D1N | MIPI DSI Differential Data1 Negative | AO |
| MDSI-D1P | MIPI DSI Differential Data1 Positive | AO |
| MDSI-D2N | MIPI DSI Differential Data2 Negative | AO |
| MDSI-D2P | MIPI DSI Differential Data2 Positive | AO |
| MDSI-D3N | MIPI DSI Differential Data3 Negative | AO |
| MDSI-D3P | MIPLOSI Differential Data3 Positive | AO |
| VCC-DSI | MIPI DSI Power Supply | Р |
| TV-OUT | | - |
| TVOUT[3:0] | TV-out Output | AO |
| VCC-TVOUT | TV-out Power Supply | Р |
| GND-TVOUT | TV-out Ground | G |
| CSI(x=[1:0]) | | |
| CSI0_D[15:0] | CSIO Data Bit | 1 |
| CSI1_D[23:0] | CSI1 Data Bit | 1 |
| CSIx_PCLK | CSI Pixel Clock | 1 |
| CSIx_MCLK | CSI Master Clock | 0 |
| CSIx_HSYNC | CSI Horizontal Sync | I |
| CSIx_VSYNC | CSI Vertical Sync | I |
| CSI1_FIELD | CSI Field Indicator | 1/0 |
| TV-IN | | • |
| TVIN[3:0] | TV-in Input | Al |
| VCC-TVIN | TV-in Power Supply | Р |
| VRP-TVIN | TV-in Reference Voltage Positive | Al |
| VRN-TVIN | TV-in Reference Voltage Negative | Al |



| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|---|---------------------|
| GND-TVIN | TV-in Ground | G |
| USB | | |
| USB0-DM | USBO D- Signal | A I/O |
| USB0-DP | USB0 D+ Signal | A I/O |
| USB1-DM | USB1 D- Signal | A I/O |
| USB1-DP | USB1 D+ Signal | A I/O |
| USB2-DM | USB2 D- Signal | A I/O |
| USB2-DP | USB2 D+ Signal | A I/O |
| VCC-USB | USB Power Supply | Р |
| RTP | | |
| TPX[2:1] | Touch Panel X[2:1] Input | Al |
| TPY[2:1] | Touch Panel Y[2:1] Input | Al |
| Audio Codec | | |
| PHONEOUTN | Phone Negative Output | AO |
| PHONEOUTP | Phone Positive Output | AO |
| FMINR | FM Right Channel Input | Al |
| FMINL | FM Left Channel Input | Al |
| VMIC | Bias Voltage Output for Main Microphone | AO |
| MICIN[2:1] | Microphone Input | Al |
| VRA1 | Reference Voltage Output | AO |
| VRA2 | Reference Voltage Output | AO |
| AVCC | Analog Power Supply | Р |
| VRP | Reference Voltage Output | AO |
| LINEINR | Linein Right Channel Input | Al |
| LINEINL 1 C | Linein Left Channel Input | Al |
| AGND | Analog Ground | G |
| HPOUTR | Headphone Right Channel Output | AO |
| HPOUTL | Headphone Left Channel Output | AO |
| HPCOM | Headphone Common Reference Output | AO |
| НРСОМГВ | Headphone Common Reference Feedback Input | AI |
| НРВР | Headphone Bypass Output | AO |
| VCC-HP | Headphone Power Supply | Р |
| GND-HP | Analog Ground | G |
| KEYADC | | |
| KEYADC[1:0] | ADC Input for Key | Al |
| EMAC | | |
| ERXD[3:0] | MII Receive Data Bit | I |
| ETXD[3:0] | MII Transmit Data Bit | 0 |
| ERXCK | MII Receive Clock | I |
| ERXERR | MII Receive Error | I |
| ERXDV | MII Receive Data Valid | I |
| EMDC | MII Management Data Clock | 0 |
| EMDIO | MII Management Data Input/Output | 1/0 |



| O |
|----------------|
| I |
| I |
| 0 I O I |
| I |
| 0 |
| 0 |
| I |
| |
| I |
| |
| ta Valid I,I |
| 0 |
| utput I/O |
| nable 0,0 |
| |
| еО,I |
| ion Detect I,I |
| 0 |
| 70, |
| 1/0 |
| I/O |
| I/O |
| 1/0 |
| |
| 0 |
| 1 |
| 0 |
| 1 |
| 0 |
| 1 |
| 0 |
| 1 |
| 1 |
| 1 |
| 0 |
| 1 |
| 0 |
| 1 |
| 0 |
| 1 |
| 0 |
| I |
| 0 |
| E |



| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|--------------------------------------|---------------------|
| UART4_RX | UART4 Data Receive | I |
| UART5_TX | UART5 Data Transmit | 0 |
| UART5_RX | UART5 Data Receive | I |
| UART6_TX | UART6 Data Transmit | 0 |
| UART6_RX | UART6 Data Receive | I |
| UART7_TX | UART7 Data Transmit | 0 |
| UART7_RX | UART7 Data Receive | I |
| TWI(x=[4:0]) | • | |
| TWIx_SCK | TWI Clock | 1/0 |
| TWIx_SDA | TWI Data/Address | 1/0 |
| SD/MMC | | |
| SDC0_D[3:0] | SDC0 Data Bit | 1/0 |
| SDC0_CLK | SDC0 Clock | 0 |
| SDC0_CMD | SDC0 Command Signal | 1/0 |
| SDC1_D[3:0] | SDC1 Data Bit | Vo |
| SDC1_CLK | SDC1 Clock | 0 |
| SDC1_CMD | SDC1 Command Signal | 1/0 |
| SDC2_D[7:0] | SDC2 Data Bit | 1/0 |
| SDC2_CLK | SDC2 Clock | 0 |
| SDC2_CMD | SDC2 Command Signal | 1/0 |
| SDC2_DS | SDC2 Data Strobe | I |
| SDC2_RST | SDC2 Reset | 0 |
| SDC3_D[3:0] | SDC3 Data Bit | 1/0 |
| SDC3_CLK | SDC3 Clock | 0 |
| SDC3_CMD | SDC3 Command Signal | 1/0 |
| KEYPAD | <u>C.,</u> | |
| KP_IN[7:0] | Keypad Data Input | ı |
| KP_OUT[7:0] | Keypad Data Output | 0 |
| CIR(x=[1:0]) | | <u> </u> |
| CIRx_RX | CIR Data Receive | I |
| PS2 | | |
| PS2_SCK[1:0] | PS2 Clock Signal | 1/0 |
| PS2_SDA[1:0] | PS2 Data Signal | 1/0 |
| 125 | | <u> </u> |
| I2S_DO[3:0] | I2S Data Output | 0 |
| 12S_DI | I2S Data Input | I |
| I2S_MCLK | I2S Master Clock | 0 |
| I2S_BCLK | I2S Bit Clock | 1/0 |
| I2S_LRCK | I2S Left/Right Channel Select Clock | 1/0 |
| I2S1_DO | I2S1 Data Output | 0 |
| I2S1_DI | I2S1 Data Input | I |
| I2S1_BCLK | I2S1 Bit Clock | 1/0 |
| I2S1_LRCK | I2S1 Left/Right Channel Select Clock | 1/0 |
| | | |



| Pin/Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|-----------------------------------|---------------------|
| I2S1_MCLK | I2S1 Master Clock | 0 |
| AC97 | | |
| AC97_DO | AC97 Data Output | 0 |
| AC97_DI | AC97 Data Input | I |
| AC97_MCLK | AC97 Master Clock | 0 |
| AC97_BCLK | AC97 Bit Clock | I |
| AC97_SYNC | AC97 Sync Signal | 0 |
| OWA | | |
| OWA_MCLK | OWA Master Clock | 0 |
| OWA_DO | OWA Data Output | 0 |
| TSC(x=[1:0]) | | 1.1 |
| TSx_D[7:0] | Transport Stream Data | |
| TSx_CLK | Transport Stream Clock | 1 |
| TSx_ERR | Transport Stream Error Indicate | |
| TSx_SYNC | Transport Stream Sync | |
| TSx_DVLD | Transport Stream Data Valid | -0// |
| SCR | -1 | $C_{\mathcal{O}}$ |
| SMC_RST | Smart Card Reset | 0 |
| SMC_VPPEN | Smart Card Program Voltage Enable | 0 |
| SMC_VPPPP | Smart Card Program Control | 0 |
| SMC_DET | Smart Card Detect | 1 |
| SMC_VCCEN | Smart Card Power Enable | 0 |
| SMC_SLK | Smart Card Clock | 0 |
| SMC_SDA | Smart Card Data | I/O |
| SATA | | |
| SATA-TXP | SATA Positive Data Transmit | AO |
| SATA-TXM | SATA Negative Data Transmit | AO |
| SATA-RXP | SATA Positive Data Receive | AI |
| SATA-RXM | SATA Negative Data Receive | AI |
| REXT-SATA | SATA Reference | AO |
| SATA-CLKP | SATA Positive Clock | Al |
| SATA-CLKM | SATA Negative Clock | Al |
| VDD-SATA | 1.2V SATA Power Supply | P |
| VDD25-SATA | 2.5V SATA Power Supply | Р |



5. Electrical Characteristics

5.1. Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this standard may damage to the device.

Note: All measurements in the R40 Datasheet are taken at room temperature of 25°C unless other noted.

Table 5-1. Absolute Maximum Ratings

| Symbol | Parameter | | Min | Max | Unit |
|--|--|--|-------------|------|------|
| I _{I/O} | In/Out Current for Input and Output | | -40 | 40 | mA |
| Tstg | Storage Temperature | | -4 0 | 125 | °C |
| VCC-IO,VCC-PA,VCC-PC, VCC-PD,VCC-PE,VCC-PF, VCC-PG | DC Supply Voltage for I/O | COXC | -0.3 | 3.6 | V |
| AVCC | DC Supply Voltage for Analog Part | VO . | -0.3 | 3.6 | V |
| VCC-DRAM | Power Supply for DRAM | | -0.3 | 1.98 | V |
| VCC-HDMI | Power Supply for HDMI | (0) | -0.3 | 3.6 | V |
| VCC-USB | Power Supply for USB | | -0.3 | 3.6 | V |
| VCC-TVOUT | Power Supply for TV-OUT | | -0.3 | 3.6 | V |
| VCC-TVIN | Power Supply for TV-IN | | -0.3 | 3.6 | V |
| VCC-DSI | Power Supply for MIPI DSI | | -0.3 | 3.6 | V |
| VCC-PLL | Power Supply for PLL | | -0.3 | 3.6 | V |
| VCC-RTC | Power Supply for RTC | | -0.3 | 3.6 | V |
| VDD25-SATA | 2.5V Power Supply for SATA | | -0.3 | 3.0 | V |
| VDD-SATA | 1.2V Power Supply for SATA | | -0.3 | 1.4 | V |
| VDD-CPU | Power Supply for CPU | | -0.3 | 1.4 | V |
| VDD-SYS | Power Supply for System | | -0.3 | 1.4 | V |
| | -1 | Human Body Model(HBM) ⁽¹⁾ | -4000 | 4000 | V |
| V_{ESD} | Electrostatic Discharge | Charged Device Model(CDM) ⁽²⁾ | -250 | 250 | V |
| | Latch-up I-test performance current-pulse injection on each IO pin (3) | | | Pass | 1 |
| I _{Latch-up} | | | | Pass | |
| · Laten-up | Latch-up over-voltage performance voltage injection on each IO pin (4) | | | Pass | |

^{(1).} Test method: JEDEC JS-001-2014(Class-3A). JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

^{(2).} Test method: JESD22-C101F(Class-C1). JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

^{(3).} Current test performance: Pins stressed per JEDEC JESD78D(Class I, Level A) and passed with I/O pin injection current as defined in JEDEC.

^{(4).} Over voltage performance: Supplies stressed per JEDEC JESD78D(Class I, Level A) and passed voltage injection as defined in JEDEC.



5.2. Recommended Operating Conditions

All R40 modules are used under the operating conditions contained in Table 5-2.

Table 5-2. Recommended Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Unit |
|---|--|-----------------------------|--------------------------|-----------------------------|------|
| Та | Ambient Operating Temperature | -20 | - | 70 | °C |
| VCC-IO,VCC-PA, VCC-PC,VCC-PD, VCC-PE, VCC-PF, VCC-PG | Digital GPIO(Port A,B,C,D,E,F,G,H,I)Power(3.3V/2.8V/2.5V/1.8V) | 3.0 2.52 2.25 1.62 | 3.3 2.8 2.5 1.8 | 3.6 3.08 2.75 1.98 | V |
| AVCC | DC Supply Voltage for Analog Part | - | 3.0 | - | V |
| | Power Supply for DDR2 | 1.7 | 1.8 | 1.9 | V |
| | Power Supply for DDR3 | 1.425 | 1.5 | 1.575 | V |
| VCC-DRAM | Power Supply for DDR3L | 1.283 | 1.35 | 1.45 | V |
| | Power Supply for LPDDR2 | 1.14 | 1.2 | 1.3 | ٧ |
| | Power Supply for LPDDR3 | 1.14 | 1.2 | 13 | V |
| VCC-USB | Power Supply for USB | 3.0 | 3.3 | 3.6 | V |
| VCC-HDMI | Power Supply for HDMI | 3.24 | <i>3</i> .3 | 3.36 | V |
| VCC-TVOUT | Power Supply for TV-OUT | 3.24 | 3.3 | 3.36 | V |
| VCC-TVIN | Power Supply for TV-IN | 3.24 | 3.3 | 3.36 | V |
| VDD-SATA | 1.2V Power Supply for SATA | 1.0 | 1.1 | 1.2 | V |
| VDD25-SATA | 2.5V Power Supply for SATA | 2.25 | 2.5 | 2.75 | V |
| VCC-DSI | Power Supply for MIPI DSI | 3.0 | 3.3 | 3.6 | V |
| VCC-HP | Power Supply for Headphone | 3.0 | - | 3.3 | V |
| VCC-PLL | Power Supply for PLL | 3.0 | - | 3.3 | V |
| VCC-RTC | Power Supply for RTC | 3.0 | - | 3.3 | V |
| VDD-CPU | Power Supply for CPU | 1.0 | 1.1 | 1.3 | V |
| VDD-SYS | Power Supply for System | 1.0 | 1.1 | 1.3 | V |
| Tj C. | Junction Temperature Range | TBD | - | TBD | °C |

5.3. DC Electrical Characteristics

Table 5-3 summarizes the DC electrical characteristics of R40.

Table 5-3. DC Electrical Characteristics

| Parameter | | Symbol | Min | Тур | Max | Unit |
|--------------|----------------------------------|-----------------|--------------|-----|--------------|------|
| | High-Level Input Voltage | V _{IH} | 0.7 * VCC-IO | - | VCC-IO + 0.3 | V |
| | Low-Level Input Voltage | V _{IL} | -0.3 | - | 0.3 * VCC-IO | V |
| | Input Pull-up Resistance | R _{PU} | 50 | 100 | 150 | ΚΩ |
| | Input Pull-down Resistance | R _{PD} | 50 | 100 | 150 | ΚΩ |
| Digital GPIO | High-Level Input Current | I _{IH} | - | - | 10 | uA |
| | Low-Level Input Current | I _{IL} | - | - | 10 | uA |
| | High-Level Output Voltage | V _{OH} | VCC-IO -0.2 | - | VCC-IO | V |
| | Low-Level Output Voltage | V _{OL} | 0 | - | 0.2 | V |
| | Tri-State Output Leakage Current | I _{oz} | -10 | - | 10 | uA |



| Input Capacitance | C _{IN} | - | - | 5 | pF |
|--------------------|------------------|---|---|---|----|
| Output Capacitance | C _{OUT} | 1 | - | 5 | pF |

5.4. PLL Electrical Characteristics

5.4.1. CPU PLL Electrical Parameters

Table 5-4. CPU PLL Electrical Parameters

| Parameter | Value |
|--------------------------------|---------------|
| Clock Output Range | 60MHz ~2.1GHz |
| Reference Clock | 24MHz |
| Max. Lock Time | 1.5ms |
| Max. Peak-to-Peak Supply Noise | 200ps |

5.4.2. Audio PLL Electrical Parameters

| Max. Peak-to-Peak Supply Noise | 200ps |
|--|------------------------------|
| 5.4.2. Audio PLL Electrical Parameters | coulu o |
| Table 5-5. Aud | io PLL Electrical Parameters |
| | |
| Parameter | Value |
| Clock Output Range | 22.5792MHz,24.576MHz |
| Reference Clock | 24MHz |
| Max. Lock Time | 500us |
| Max. Peak-to-Peak Supply Noise | 200ps |

5.4.3. GPU PLL Electrical Parameters

Table 5-6. GPU PLL Electrical Parameters

| Parameter | Value |
|--------------------------------|---------------|
| Clock Output Range | 192MHz~600MHz |
| Reference Clock | 24MHz |
| Max. Lock Time | 500us |
| Max. Peak-to-Peak Supply Noise | 200ps |

5.4.4. Peripheral 0/1 PLL Electrical Parameters

Table 5-7. Peripheral0/1 PLL Electrical Parameters

| Parameter | Value | | |
|--------------------|----------------|--|--|
| Clock Output Range | 504MHz ~1.4GHz | | |
| Reference Clock | 24MHz | | |
| Max. Lock Time | 500us | | |



| Max. Peak-to-Peak Supply Noise | 200ps |
|--------------------------------|-------|
|--------------------------------|-------|

5.4.5. MIPI PLL Electrical Parameters

Table 5-8. MIPI PLL Electrical Parameters

| Parameter | Value | | |
|--------------------------------|----------------|--|--|
| Clock Output Range | 182MHz ~1.5GHz | | |
| Reference Clock | 24MHz | | |
| Max. Lock Time | 500us | | |
| Max. Peak-to-Peak Supply Noise | 200ps | | |

5.4.6. DDR0/1 PLL Electrical Parameters

Table 5-9. DDR0/1 PLL Electrical Parameters

| 5.4.6. DDR0/1 PLL Electrical Parameters Table 5-9. DDR0/1 PLL Electrical Parameters | | | | |
|--|----------------------|--|--|--|
| Parameter | Value | | | |
| Clock Output Range | 192MHz ~1.6GHz | | | |
| Reference Clock | 24MHz | | | |
| Max. Lock Time | 2ms | | | |
| | 192MHz ~800MHz 200ps | | | |
| Max. Peak-to-Peak Supply Noise | 800MHz ~1.3GHz 140ps | | | |
| | 1.3GHz ~1.6GHz 100ps | | | |

5.4.7. Video0/1 PLL Electrical Parameters Table 5-1

Table 5-10. Video0/1 PLL Electrical Parameters

| Parameter | Value | | | |
|--------------------------------|----------------|--|--|--|
| Clock Output Range | 192MHz ~600MHz | | | |
| Reference Clock | 24MHz | | | |
| Max. Lock Time | 500us | | | |
| Max. Peak-to-Peak Supply Noise | 200ps | | | |

5.4.8. VE PLL Electrical Parameters

Table 5-11. VE PLL Electrical Parameters

| Parameter | Value | | | |
|--------------------------------|----------------|--|--|--|
| Clock Output Range | 192MHz ~600MHz | | | |
| Reference Clock | 24MHz | | | |
| Max. Lock Time | 500us | | | |
| Max. Peak-to-Peak Supply Noise | 200ps | | | |



5.4.9. DE PLL Electrical Parameters

Table 5-12. DE PLL Electrical Parameters

| Parameter | Value | | | |
|--------------------------------|----------------|--|--|--|
| Clock Output Range | 192MHz ~600MHz | | | |
| Reference Clock | 24MHz | | | |
| Max. Lock Time | 500us | | | |
| Max. Peak-to-Peak Supply Noise | 200ps | | | |

5.4.10. SATA PLL Electrical Parameters

Table 5-13. SATA PLL Electrical Parameters

| 5.4.10. SATA PLL Electrical Parameters | |
|--|--|
| Parameter | able 5-13. SATA PLL Electrical Parameters Value |
| Clock Output Range | 8MHz~300MHz |
| Reference Clock | 24MHz |
| Max. Lock Time | 2ms |
| Max. Peak-to-Peak Supply Noise | 140ps |

5.5. KEYADC Electrical Characteristics

KEYADC contains two-channels analog-to-digital(ADC) converter for key application. Table 5-14 lists KEYADC electrical characteristics.

Table 5-14. KEYADC Electrical Characteristics

| Parameter | Min | Тур | Max | Unit |
|------------------------|-----|-----|------------|------------------|
| ADC Resolution | - | 6 | 1 | bits |
| Full-scale Input Range | 0 | - | 0.667*AVCC | V |
| Quantizing Error | - | 1 | 1 | LSB |
| Clock Frequency | - | 1 | 250 | Hz |
| Conversion Time | - | 14 | - | ADC Clock Cycles |

5.6. Oscillator Electrical Characteristics

R40 contains two external input clocks: X24MIN and X32KIN, two output clocks: X24MOUT and X32KOUT.

The 24.000MHz frequency is used to generate the main source clock for PLL and the main digital blocks, the clock is provided through X24MIN. Table 5-15 lists the 24MHz crystal specifications.

Table 5-15. 24MHz Crystal Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|------------------------------------|-----|--------|-----|------|
| 1/(t _{CPMAIN}) | Crystal Oscillator Frequency Range | - | 24.000 | 1 | MHz |



| t _{ST} | Startup Time | _ | - | - | ms |
|-------------------|---------------------------------------|---------|------|-----|-----|
| | Frequency Tolerance at 25 °C | -50 | _ | +50 | ppm |
| | Oscillation Mode | Fundame | ntal | | - |
| | Maximum Change Over Temperature Range | -50 | _ | +50 | ppm |
| P _{ON} | Drive Level | _ | _ | 50 | uW |
| C_L | Equivalent Load Capacitance | 12 | 18 | 22 | pF |
| R _S | Series Resistance(ESR) | _ | 25 | _ | Ω |
| | Duty Cycle | 30 | 50 | 70 | % |
| Cı | Motional Capacitance | _ | _ | _ | pF |
| Co | Shunt Capacitance | 5 | 6.5 | 7.5 | pF |
| R _{BIAS} | Internal Bias Resistor | 0.5 | 0.6 | 0.7 | МΩ |

The 32768Hz frequency is used for low frequency operation. It supplies the wake-up domain for operation in lowest power mode. The clock is provided through X32KIN. Table 5-16 lists the 32768Hz crystal specifications.

Table 5-16. 32768Hz Crystal Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|---------------------------------------|----------|-------|-----|------|
| 1/(t _{CPMAIN}) | Crystal Oscillator Frequency Range | - | 32768 | - | Hz |
| t _{ST} | Startup Time | 1 | U | - | ms |
| | Frequency Tolerance at 25 °C | -20 | - | +20 | ppm |
| | Oscillation Mode | Fundamen | tal | | - |
| | Maximum Change Over Temperature Range | -20 | - | +20 | ppm |
| P _{ON} | Drive Level | - | - | 1.0 | uW |
| C _L | Equivalent Load Capacitance | - | 12.5 | - | pF |
| R _S | Series Resistance(ESR) | - | - | 35 | ΚΩ |
| | Duty Cycle | 30 | 50 | 70 | % |
| Cı | Motional Capacitance | _ | _ | _ | F |
| Co | Shunt Capacitance | _ | 1.1 | _ | pF |

5.7 Maximum Current Consumption

Table 5-17 lists the peak power consumption of R40.

Table 5-17. Maximum Current Consumption

| Parameter | Sub Parameter | Power Supply | Condition | Min | Тур | Max | Unit |
|------------------------|---------------|--|----------------------------------|-----|-----|-----|------|
| Internal Core Power | СРИ | VDD-CPU | @1.1V | - | - | TBD | mA |
| | SYS | VDD-SYS | @1.1V | - | - | TBD | mA |
| GPIO Power | | VCC-IO, VCC-PA, VCC-PC, VCC-PD, VCC-PE, VCC-PF, VCC-PG | @3.3V @2.8V @2.5V @1.8V | - | - | TBD | mA |
| Memory I/O Po | ower | VCC-DRAM | @1.5V | - | - | TBD | mA |
| Oscillator | | VCC-PLL | @3.0V | - | - | TBD | mA |



| USB 3.0V Power of PHY | VCC-USB | @3.3V | - | - | TBD | mA |
|-----------------------|----------|-------|---|---|-----|----|
| HDMI | VCC-HDMI | @3.3V | - | - | TBD | mA |
| RTC Power | VCC-RTC | @3.0V | - | - | TBD | mA |
| ADC Analog Power | AVCC | @3.0V | - | - | TBD | mA |
| DAC Analog Power | AVCC | @3.0V | - | - | TBD | mA |
| PLL Power | VCC-PLL | @3.0V | - | - | TBD | mA |

5.8. External Memory Electrical Characteristics

5.8.1. Nand AC Electrical Characteristics




Figure 5-1. Conventional Serial Access Cycle Timing (SAMO)




Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1)




Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2)




Figure 5-4. Command Latch Cycle Timing





Figure 5-5. Address Latch Cycle Timing










Figure 5-7. Waiting R/B# Ready Timing




Figure 5-8. WE# High to RE# Low Timing






Figure 5-9. RE# High to WE# Low Timing




Table 5-18. NAND Timing Constants

Figure 5-10. Address to Data Loading Timing

| Parameter | Symbol | Timing | Unit |
|----------------------------|--------|---------------------|------|
| NDFC_CLE setup time | t1 | 2T | ns |
| NDFC_CLE hold time | t2 | 2T ⁽¹⁾ | ns |
| NDFC_CE setup time | t3 | 2T | ns |
| NDFC_CE hold time | t4 | 2T | ns |
| NDFC_WE# pulse width | t5 | Т | ns |
| NDFC_WE# hold time | t6 | Т | ns |
| NDFC_ALE setup time | t7 | 2T | ns |
| Data setup time | t8 | Т | ns |
| Data hold time | t9 | Т | ns |
| Ready to NDFC_RE# low | t10 | 3T | ns |
| NDFC_ALE hold time | t11 | 2T | ns |
| NDFC_RE# pulse width | t12 | Т | ns |
| NDFC_RE# hold time | t13 | Т | ns |
| Read cycle time | t14 | 2T | ns |
| Write cycle time | t15 | 2T | ns |
| NDFC_WE# high to R/B# busy | t16 | T_WB ⁽²⁾ | ns |



| NDFC_WE# high to NDFC_RE# low | t17 | T_WHR ⁽³⁾ | ns |
|-------------------------------|-----|----------------------|----|
| NDFC_RE# high to NDFC_WE# low | t18 | T_RHW ⁽⁴⁾ | ns |
| Address to Data Loading time | t19 | T_ADL ⁽⁵⁾ | ns |

NOTE (1):T is the cycle of clock.

NOTE (2),(3),(4),(5):This values is configurable in Nand Flash controller. The value of T_WB could be 28T/44T/60T/76T, the value of T_WHR could be 0T/12T/28T/44T, the value of T_RHW could be 8T/24T/40T/56T, the value of T_ADL could be 0T/12T/28T/44T.

5.8.2. SMHC AC Electrical Characteristics




Figure 5-11. SMHC in SDR Mode Output Timing




Figure 5-12. SMHC in SDR Mode Input Timing

Table 5-19. SMHC Timing Constants

| Symbol | Min | Type | Max | Unit |
|--------|-----------------------|---|--|---|
| tCK | 0 | 50 | 50 | MHz |
| DC | 45 | 50 | 55 | % |
| tODLY | - | - | 12 | ns |
| tOSKEW | - | - | 0.5 | ns |
| tIDLY | - | - | 21 | ns |
| tISKEW | - | - | 0.8 | ns |
| | DC tODLY tOSKEW | DC 45 tODLY - tOSKEW - tIDLY - tISKEW - | DC 45 50 tODLY - - tOSKEW - - tIDLY - - tISKEW - - | DC 45 50 55 tODLY - - 12 tOSKEW - - 0.5 tIDLY - - 21 tISKEW - - 0.8 |



5.9. External Peripherals Electrical Characteristics

5.9.1. LCD AC Electrical Characteristics




Figure 5-13. HV_IF Interface Vertical Timing




Figure 5-14. HV_IF Interface Parallel Mode Horizontal Timing






Figure 5-15. HV_IF Interface Serial Mode Horizontal Timing

Table 5-20. LCD HV_IF Interface Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|-------------------|--------|-----|--------|-----|-------|
| DCLK cycle time | tDCLK | 5 | - | - | ns |
| HSYNC period time | tHT | - | HT+1 | - | tDCLK |
| HSYNC width | tHSPW | - | HSPW+1 | - | tDCLK |
| HSYNC back porch | tHBP | - | HBP+1 | - | tDCLK |
| VSYNC period time | tVT | - | VT/2 | - | tHT |
| VSYNC width | tVSPW | - | VSPW+1 | - | tHT |
| VSYNC back porch | tVBP | 1 | VBP+1 | - | tHT |

Note:

- (1). Vsync: Vertical sync, indicates one new frame
- (2). Hsync: Horizontal sync, indicate one new scan line
- (3) DCLK: Dot clock, pixel data are sync by this clock
- (4). LDE: LCD data enable
- (5). LD[23..0]: 24Bit RGB/YUV output from input FIFO for panel



5.9.2. CSI AC Electrical Characteristics




Figure 5-16. 8/10/12-bit CMOS Sensor Interface Timing

(clock rising edge sample. vsync valid = positive, hsycn valid = positive)




Figure 5-17. 16-bit YCbCr4:2:2 with Separate Sync Timing

(clock rising edge sample. vsync valid = positive, hsycn valid = positive)




Figure 5-18. 8-bit YCbCr4:2:2 with Embedded Syncs(BT656) Timing




Figure 5-19. Data Sample Timing

Table 5-21. CSI Interface Timing Constants



| Parameter | Symbol | Min | Тур | Max | Unit |
|-----------------------|--|------|-----|-----|------|
| Pclk Period | t _{period} | 5.95 | - | - | ns |
| Pclk Frequency | 1/t _{period} | - | - | 168 | MHz |
| Pclk Duty | t _{high-level} /t _{period} | 40 | 50 | 60 | % |
| Data input Setup time | t _{dst} | 0.6 | - | - | ns |
| Data input Hold time | t _{dhd} | 0.6 | - | - | ns |

5.9.3. EMAC AC Electrical Characteristics




Figure 5-20. EMAC MII Interface Transmit Timing

Table 5-22. 100Mb/s MII Transmit Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|------------------------------------|--------|-----|------|-----|------|
| Transmit Clock High Time,100M mode | Tch | - | 20 | - | ns |
| Transmit Clock Low Time,100M mode | Tcl | - | 20 | - | ns |
| TXEN/TXD setup time to TX_CLK | Ts | 10 | - | - | ns |
| TXEN/TXD hold time to TX CLK | Th | 0 | - | - | ns |




Figure 5-21. EMAC MII Interface Receive Timing

Table 5-23. 100Mb/s MII Receive Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|--------------------------------------|--------|-----|------|-----|------|
| Receive Clock High Time,100M mode | Tch | - | 20 | - | ns |
| Receive Clock Low Time,100M mode | Tcl | - | 20 | - | ns |
| RX_CLK to RXD[3:0]/RX_DV/RX_ER Delay | Td | 10 | - | 30 | ns |



5.9.4. PS2 AC Electrical Characteristics




Figure 5-22. PS2 Timing for Master Transmit Data and Device Receive Data




Figure 5-23. PS2 Timing for Device Transmit Data and Master Receive Data




Figure 5-24. PS2 Timing for Master Sending Command then Device Sending Response

Table 5-24. PS2 Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|---|--------|-----|------|--------|------|
| Clock Low time | Tckl | 30 | 40 | 50 | us |
| Clock High time | Tckh | 30 | 40 | 50 | us |
| Time for Host inhibit clock for send data request | Tinh | 100 | - | - | us |
| Data change to clock falling edge time during device to host transfer | Td2f | 5 | - | Tckh-5 | us |
| Clock rising edge to data change time during device to host transfer | Tr2d | 5 | - | Tckh-5 | us |
| Data change to clock rising edge time during host to device transfer | Td2r | 5 | - | Tckl-5 | us |
| Clock falling edge to data change time during host to device transfer | Tf2d | 5 | - | Tckl-5 | us |
| Host pull low Clock to Device drive Clock | Tc2c | - | - | 15 | ms |
| Time for packet to send | Tdata | - | - | 2 | ms |



| Time for device responding to the host comman | d Trsp | - | - | 20 | ms |
|---|--------|---|---|----|----|
|---|--------|---|---|----|----|

5.9.5. CIR AC Electrical Characteristics




Figure 5-25. CIR-RX Timing

Table 5-25. CIR-RX Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|---------------------|--------|-----|------|------|------|
| Frame Period | Tf | - | 67.5 | - 01 | ms |
| Lead Code High Time | Tlh | - | 9 | - | ms |
| Lead Code Low Time | TII | - | 4.5 | - | ms |
| Pulse Time | Тр | - | 560 | 1- | us |
| Logical 1 Low Time | T1 | - | 1680 | - | us |
| Logical 0 Low Time | TO | | 560 | - | us |




Figure 5-26. SPI MOSI Timing




Figure 5-27. SPI MISO Timing

Table 5-26. SPI Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------------------|--------|-----|-------------------|-----|------|
| CS# Active Setup Time | tSLCH | - | 2T | - | ns |
| CS# Active Hold Time | tCHSH | - | 2T ⁽¹⁾ | - | ns |
| Data In Setup Time | tDVCH | 1(| 1/2-3 | - | ns |
| Data In Hold Time | tCHDX | 4 5 | T/2-3 | - | ns |
| Note (1):T is the cycle of clo | ock. | 60, | | | |

5.9.7. UART AC Electrical Characteristics




Figure 5-28. UART RX Timing




Figure 5-29. UART nCTS Timing






Figure 5-30. UART nRTS Timing

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------------------|--------|--------------------------|-------|------------------------|------|
| RX start to RX FIFO | tRXSF | 10.5× BRP ⁽¹⁾ | - | 11× BRP ⁽¹⁾ | ns |
| Delay time of de-asserted | tDCTS | - | - | BRP ⁽¹⁾ | ns |
| nCTS to TX start | | | | | |
| Step time of asserted nCTS to | tACTS | BRP ⁽¹⁾ /4 | - () | - | ns |
| stop next transmission | | 1 | | | |
| Delay time of de-asserted | tDRTS | - X | | BRP ⁽¹⁾ | ns |
| nRTS | | | | | |
| Delay time of asserted nRTS | tARTS | 1 | - | BRP ⁽¹⁾ | ns |
| Note (1): BRP(Baud-Rate Period | 1). | | | | |

5.9.8. TWI AC Electrical Characteristics




Figure 5-31. TWI Timing

Table 5-28. TWI Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|-----------------------------------|--------|------|-----|-----|------|
| High period of SCL | tCH | 0.96 | = | - | μs |
| Low period of SCL | tCL | 1.5 | - | - | μs |
| SCL hold time for START condition | tSTH | 1.5 | - | - | μs |
| SCL step time for STOP condition | tSOS | 1.6 | - | - | μs |
| SDA hold time | tDH | 0.82 | | - | μs |
| SDA step time | tDS | 0.72 | - | - | μs |



5.9.9. TSC AC Electrical Characteristics




Figure 5-32. TSC Data and Clock Timing

Table 5-29. TSC Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|----------------------------|--------|----------|---------------------|----------|------|
| Data hold time | T1 | T/2-T/10 | T ⁽¹⁾ /2 | T/2+T/10 | us |
| Clock pulse width | T2 | T/2-T/10 | T/2 | T/2+T/10 | us |
| Note (1):T is the cycle of | _ | | | | |

5.9.10. AC97 AC Electrical Characteristics




Figure 5-33. AC97 Cold Reset Timing




Figure 5-34. AC97 Warm Reset Timing




Figure 5-35. AC-link Low Power Mode Timing




Figure 5-36. BIT_CLK and SYNC Timing




Figure 5-37. AC-link Data Transmission Output and Input Timing




Figure 5-38. Signal Rise and Fall Timing

Table 5-30. AC97 Timing Constants



| RESET# active low pulse width Trot low 1.0 - - US RESET# inactive to SDATA_IN OF BIT_CLK active delay Trotactv - - 25 nS RESET# inactive to BIT_CLK Trotack 162.8 - - ns SYNC active high pulse width Topic, high 1.0 - - us SYNC inactive to BIT_CLK startup delay Topic, high 162.8 - - ns End of Slot 2 to BIT_CLK, SDATA_IN low Topic, high 162.8 - - ns End of Slot 2 to BIT_CLK, SDATA_IN low Topic, high - - 1.0 US End of Slot 2 to BIT_CLK, SDATA_IN low Topic, high - - 1.0 US BIT_CLK frequency Topic, high - - 1.0 US BIT_CLK frequency Tolk, high pulse width Tolk, high 36 40.7 45 ns SYNC frequency Tolk, high pulse width Tolk, high pulse width Tolk, high pulse width Tolk, high pulse width Tolk, high pulse width </th <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Туре</th> <th>Max</th> <th>Unit</th> | Parameter | Symbol | Min | Туре | Max | Unit |
|--|---|----------------------|-------|------------|-----|------|
| Or BIT_CLK active delay Inzactiv - - 25 ns RESET# mactive to BIT_CLK Trazcik 162.8 - - ns SYNC active high pulse width T _{sync_high} 1.0 - - us SYNC inactive to BIT_CLK startup delay 162.8 - - ns End of Slot 2 to BIT_CLK, SDATA_IN low - - 1.0 us End of Slot 2 to BIT_CLK, SDATA_IN low - - 1.0 us End of Slot 2 to BIT_CLK, SDATA_IN low - - 12.288 - MHz BIT_CLK period Tclk_period - 81.4 - ns BIT_CLK output jitter - - 750 ps ps BIT_CLK low pulse width Tclk_loigh 36 40.7 45 ns ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns ns SYNC frequency - 48.0 - kt/2 ns SYNC period Tsync_period - <td< td=""><td>RESET# active low pulse width</td><td>T_{rst_low}</td><td>1.0</td><td>-</td><td>-</td><td>us</td></td<> | RESET# active low pulse width | T _{rst_low} | 1.0 | - | - | us |
| STATE Control Contro | RESET# inactive to SDATA_IN | т | | | 25 | 20 |
| Startup delay | Or BIT_CLK active delay | l tri2actv | - | - | 25 | TIS |
| STATC LICK DELTA | RESET# inactive to BIT_CLK | т | 162.0 | | | nc |
| SYNC inactive to BIT_CLK startup delay | Startup delay | rst2clk | 102.8 | _ | - | 115 |
| Sync. Sync | SYNC active high pulse width | T_{sync_high} | 1.0 | - | - | us |
| Second S | SYNC inactive to BIT_CLK startup | т | 162.9 | | | nc |
| Total Tota | delay | sync2clk | 102.8 | _ | _ | 113 |
| BIT_CLK frequency | End of Slot 2 to BIT_CLK, SDATA_IN | т . | | | 1.0 | lic. |
| BIT_CLK period Tclk_period - 81.4 - ns BIT_CLK output jitter - - 750 ps BIT_CLK high pulse width Tclk_high 36 40.7 45 ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns BIT_CLK low pulse width Tclk_low - 48.0 - kltz SYNC period Tsync_period - 20.8 - us SYNC high pulse width Tsync_high - 1.3 - us SYNC low pulse width Tsync_low - 19.5 us Output Valid Delay from rising edge of BIT_CLK tsetup 10 - - ns Input Setup to falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) Triseclk - - 6 ns BIT_CLK rise time Triseclk - - 6 ns SYNC rise time Trisesync - - 6 ns SYNC rise time Tfallcin - - 6 ns SDATA_OUT rise time Trisedoin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | low | s2_pdown | _ | _ | 1.0 | us |
| BIT_CLK output jitter | BIT_CLK frequency | | - | 12.288 | - | MHz |
| BIT_CLK high pulse width Tclk_high 36 40.7 45 ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns BIT_CLK low pulse width Tclk_low 36 40.7 45 ns SYNC frequency - 48.0 - kHz SYNC period Tsync_period - 20.8 - Us SYNC high pulse width Tsync_high - 1.3 - Us SYNC low pulse width Tsync_low - 19.5 - Us Output Valid Delay from rising edge of BIT_CLK Input Setup to falling edge of BIT_CLK Input Hold from falling edge of BIT | BIT_CLK period | Tclk_period | - | 81.4 | - | ns |
| BIT_CLK low pulse width Tclk_low 36 40.7 45 ps | BIT_CLK output jitter | | - | - | 750 | ps |
| SYNC frequency - 48.0 - kHz SYNC period Tsync_period - 20.8 - us SYNC high pulse width Tsync_high - 1.3 - us SYNC low pulse width Tsync_low - 19.5 - us Output Valid Delay from rising edge of BIT_CLK tco - - - 15 ns Input Bold from falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns BIT_CLK combined rise or fall plus flight time - - - 7 ns (Output to Input) - - - - - - <td>BIT_CLK high pulse width</td> <td>Tclk_high</td> <td>36</td> <td>40.7</td> <td>45</td> <td>ns</td> | BIT_CLK high pulse width | Tclk_high | 36 | 40.7 | 45 | ns |
| SYNC period Tsync_period - 20.8 - 'us SYNC high pulse width Tsync_high - 1.3 - us SYNC low pulse width Tsync_low - 19.5 - us Output Valid Delay from rising edge of BIT_CLK tco - - - 15 ns Input Setup to falling edge of BIT_CLK tsetup 10 - - ns Input Hold from falling edge of BIT_CLK tsetup 10 - - ns BIT_CLK thold 10 - - ns BIT_CLK combined rise or fall plus flight time - - - 7 ns GOHDATA combined rise or fall plus flight time - - - 7 ns SDATA combined rise or fall plus flight time - - - 7 ns (Output to Input) - - - 7 ns BIT_CLK rise time Triseclk - - - 6 ns | BIT_CLK low pulse width | Tclk_low | 36 | 40.7 | 45 | ns |
| SYNC high pulse width Tsync_high Tsync_low Tsy | SYNC frequency | | - | 48.0 | - (| kHz |
| SYNC low pulse width Tsync_low - 19.5 - us Output Valid Delay from rising edge of BIT_CLK Input Setup to falling edge of BIT_CLK Input Hold from falling edge of BIT_CLK BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Trisesync Trisellync Trisellync Trisellync Trisedin Trisedin Trisedin Trisedin Trisedin Trisedout Trisedou | SYNC period | Tsync_period | - | 20.8 | -() | us |
| Output Valid Delay from rising edge of BIT_CLK Input Setup to falling edge of BIT_CLK Input Hold from falling edge of BIT_CLK BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Triseclk Trisecync Trisesync Trisesync Trisetime Trisedin Trisedin Trisedin Trisedin Trisedin Trisedin Trisedin Trisedin Trisedout Trisedout Trisedout To ns To | SYNC high pulse width | Tsync_high | - | 1.3 | - | us |
| BIT_CLK Input Setup to falling edge of BIT_CLK Input Hold from falling edge of BIT_CLK BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Triseclk Trisesync Trisesync Trisesync Trisesync Trisesync Trisedin | SYNC low pulse width | Tsync_low | - | 19.5 | 1 | us |
| Input Setup to falling edge of BIT_CLK Input Hold from falling edge of BIT_CLK BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Triseclk Trisesync Trisesync Trisesync Trisesync Trisesync Trisedin | Output Valid Delay from rising edge of | 1 | _ (| J_{IJ} | 15 | |
| Input Hold from falling edge of BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Trailclk Trailclk Trisesync Trisesync Trisesync Trisesync Trisesync Trisetime Trisedin Trisetime Trisedin Trisetime Trisedin Trisetime Trisedin Trisetime Trisedin Trisetime Trisedout | BIT_CLK | tco | 10 | D ' | 15 | TIS |
| BIT_CLK BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Triseclk Trisesync Trises | Input Setup to falling edge of BIT_CLK | tsetup | 10 | - | - | ns |
| BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk 6 ns BIT_CLK fall time Tfallclk 6 ns SYNC rise time Trisesync 6 ns SYNC fall time Tfallsync 6 ns SDATA_IN rise time Trisedin 6 ns SDATA_OUT rise time Trisedout 6 ns | Input Hold from falling edge of | thold | | | | |
| flight time (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk Triseclk Trisesync Trisesync Trisesync Trisesync Trisesync Trisesync Trisedin Trisedin Trisedin Trisedin Trisedin Trisedin Trisedout Trised | BIT_CLK | triold | 10 | _ | - | IIS |
| (Primary Codec to Controller or Secondary) SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk 6 ns BIT_CLK fall time Tfallclk 6 ns SYNC rise time Trisesync - 6 ns SYNC fall time Tfallsync - 6 ns SDATA_IN rise time Trisedin - 6 ns SDATA_IN fall time Tfalldin - 6 ns SDATA_OUT rise time Trisedout - 6 ns | BIT_CLK combined rise or fall plus | | | | | |
| SPATA combined rise or fall plus flight time | • | 60, | | | 7 | nc |
| SDATA combined rise or fall plus flight time (Output to Input) BIT_CLK rise time Triseclk | (Primary Codec to Controller or | | _ | | ' | 113 |
| time (Output to Input) - - 7 ns BIT_CLK rise time Triseclk - - 6 ns BIT_CLK fall time Tfallclk - - 6 ns SYNC rise time Trisesync - - 6 ns SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | | | | | | |
| (Output to Input) TrisecIk - - 6 ns BIT_CLK rise time TfallcIk - - 6 ns SYNC rise time Trisesync - - 6 ns SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | SDATA combined rise or fall plus flight | | | | | |
| BIT_CLK rise time Triseclk - - 6 ns BIT_CLK fall time Tfallclk - - 6 ns SYNC rise time Trisesync - - 6 ns SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | time | | - | - | 7 | ns |
| BIT_CLK fall time Tfallclk - - 6 ns SYNC rise time Trisesync - - 6 ns SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | (Output to Input) | | | | | |
| SYNC rise time Trisesync - - 6 ns SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | BIT_CLK rise time | Triseclk | - | - | | ns |
| SYNC fall time Tfallsync - - 6 ns SDATA_IN rise time Trisedin - - 6 ns SDATA_IN fall time Tfalldin - - 6 ns SDATA_OUT rise time Trisedout - - 6 ns | BIT_CLK fall time | Tfallclk | - | - | 6 | ns |
| SDATA_IN rise timeTrisedin6nsSDATA_IN fall timeTfalldin6nsSDATA_OUT rise timeTrisedout6ns | | Trisesync | - | - | 6 | ns |
| SDATA_IN fall timeTfalldin6nsSDATA_OUT rise timeTrisedout6ns | | Tfallsync | - | - | 6 | ns |
| SDATA_OUT rise time Trisedout 6 ns | SDATA_IN rise time | Trisedin | - | - | | ns |
| - | SDATA_IN fall time | Tfalldin | - | - | 6 | ns |
| SDATA_OUT fall time | SDATA_OUT rise time | Trisedout | - | - | 6 | ns |
| | SDATA_OUT fall time | Tfalldout | - | - | 6 | ns |

Note:

- (1). Worst case duty cycle restricted to 45/55
- (2). Combined rise or fall plus flight times are provided for worst case scenario modeling purpose
- (3). BIT_CLK rise/fall times with an external load of 75 pF
- (4). SYNC and SDATA_OUT rise/fall times with a external load of 75 pF
- (5). SDATA_IN rise/fall times with an external load of 60 pF
- (6). Rise is from 10% to 90% of Vdd (Vol to Voh)
- (7). Fall is from 90% to 10% of Vdd (Voh to Vol)



5.9.11. SCR AC Electrical Characteristics




Figure 5-39. SCR Activation and Cold Reset Timing




Figure 5-40. SCR Warm Reset Timing

Table 5-31. SCR Timing Constants

| Symbol | Min | Туре | Max | Unit |
|--------|-------|------|---------|------|
| ta | - | - | 200/f | us |
| tb | 400/f | - | - | us |
| tc | 400/f | - | 40000/f | us |
| td | - | - | 200/f | us |
| te | 400/f | - | - | us |
| tf | 400/f | - | 40000/f | us |

Note:

- (1). Activation: Before time T1
- (2). Cold Reset: After time T1
- (3). T1: The clock signal is applied to CLK at time T1.
- (4). T2: The RST is put to state H.
- (5). T3: The card begin answer at time T3
- (6). ta: The card shall set I/O to state H within 200 clock cycles (delay ta) after the clock signal is applied to CLK (at time T1+ta).
- (7). tb: The cold reset results from maintaining RST at state L for at least 400 clock cycles (delay tb) after the clock signal is applied to CLK (at time T1+tb).
- (8). tc: The answer on I/O shall begin between 400 and 40000 clock cycles (delay tc) after the rising edge of the signal on RST (at time T2+tc).
- (9). td: The card shall set I/O to state H within 200 clock cycles (delay td) after state L is applied to RST (at time T4+td).



- (10). te: The controller initiates a warm reset (at time T4) by putting RST to state L for at least 400 clock cycles (delay te) while VCC remains powered and CLK provided with a suitable and stabled clock signal.
- (11). tf: The card answer on I/O shall begin between 400 and 40000 clock cycles (delay tf) after the rising edge of the signal on RST (at time T5+tf).
- (12). f is the frequency of clock.

5.10. Power-up and Power-down Sequence

The following figure shows an example of the power-up sequence for R40 device. During the entire power-up sequence, the AP_RESET# pin must be held on low until all power domains are stable. The other power domains not in Figure 5-41 can be turned on upon the software request.




Figure 5-41. R40 Power Up Sequence

The power down solution is achieved by setting AP_RESET# to 0. When AP_RESET# powered down, then all power supplies start ramp down except VCC_RTC. The ramping down rate is decided by the load on the power supply.



6. Package Thermal Characteristics

For reliability and operability concerns, the absolute maximum junction temperature of R40 has to be below 125°C.The testing PCB is based on 4 layers. The following thermal resistance characteristics in Table 6-1 is based on JEDEC JESD51 standard, because the system design and temperature could be different with JEDEC JESD51, the simulating resulting data is a reference only, please prevail in the actual application condition test.

Table 6-1. R40 Thermal Resistance Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------|--|-----|-----|------|------|
| Та | Ambient Operating Temperature | -20 | - | +70 | °C |
| T _J | Junction Temperature | - | - | +125 | °C |
| θ ,,, | Junction-to-Ambient Thermal Resistance | - | 24 | 1 | °C/W |
| θ ,,, | Junction-to-Board Thermal Resistance | - | TBD | - | °C/W |
| θ ,ς | Junction-to-Case Thermal Resistance | - | TBD | - | °C/W |
| ψιτ | Junction-to-Top Characterization Parameter | 11 | TBD | - | °C/W |
| ψ _{ЈВ} | Junction-to-Board Characterization Parameter | () | TBD | - | °C/W |

Jersion System (1). These values are based on a JEDEC-defined 2S2P system and will change based on environment as well as



7. Pin Assignment

7.1. Pin Map

For R40, FBGA 468 balls ,16 mm x 16 mm, 0.65 pitch package is offered. The pin maps are illustrated in Figure 7-1 for this package.





Figure 7-1. R40 Pin Map



7.2. Package Dimension

Figure 7-2 shows the top, bottom, and side views of R40 package dimension.





Jersion For Foxconn

Copyright © 2016 Allwinner Technology Co.,Ltd. All Rights Reserved.

Allwinner Technology Co.,Ltd.

No.9 Technology Road 2, High-Tech Zone,

Zhuhai, Guangdong Province, China

Contact US:

Service@allwinnertech.com

www.allwinnertech.com