• The Design Methodology

In my case output is entrance to bank vault at the gas station and inputs are S(supervisor), C(cashier) and R(rookie). Only the S(supervisor) has access the bank vault so if someone else wants to get in the vault they must be together with the S(supervisor). Also, R(rookie) always must be with the C(cashier) to be monitored. If R(rookie) is in the vault, then C(cashier) must be in the vault as well as the supervisor. To provide these conditions first I designed truth table accordingly. Then I produce the logic expression from the sum of products method.

• Results:


S	С	R	H(S,C,R)	Minterms
0	0	0	0	m_0
0	0	1	0	m_1
0	1	0	0	m_2
0	1	1	0	m_3
1	0	0	1	m_4
1	0	1	0	m_5
1	1	0	1	m_6
1	1	1	1	m_7

Truth Table

Sum of Products(minterms) =
$$\sum m(4,6,7) = m_4 + m_6 + m_7 = H(S,C,R)$$

 $H(S,C,R) = S.\overline{C}.\overline{R} + S.C.\overline{R} + S.C.R$
 $= S.\overline{C}.\overline{R} + S.C.(\overline{R} + R)$
 $= S.\overline{C}.\overline{R} + S.C$
 $= S.(\overline{C}.\overline{R} + C)$
 $H(S,C,R) = S.(\overline{C}.\overline{R} + C)$


Logic Schematic Diagram



Şevki Gavrem Kulkuloğlu 21601793 EE 102 -2


- Circuit Diagram:

Program uses bubble to bubble logic to show the diagram of my logic expression. Displayed diagram a bit different but truth table is same with mien.



- Simulation:

I entered 8 different case and they are all matching with my truth table.



These are photos of the all possible 8 scenerios:



Case8



Case6



Case4



Case2



Case7



Case5



Case3



Case1

• Conclusion:

After doing this lab, with help of the tutorial that uploaded to the Moodle I learnt how to use Vivado program such as adding design sources, simulation sources, adding constraints, how to write pin configuration, generating Bitstreams to use on Basys3 and most important thing I learnt is writing codes in VHDL code language. To conclude, with all of these I complete Lab02 assignment by myself.

• Appendices :

VHDL code:

• Design sources:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test1 is
   Port ( S : in STD_LOGIC;
        R : in STD_LOGIC;
        C : in STD_LOGIC;
        H : out STD_LOGIC);
end test1;

architecture Behavioral of test1 is

begin
H <= S and ((not R and not C) or C);
end Behavioral;
```

• Simulation sources:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity sgktestbench1 is
end sgktestbench1;
architecture Behavioral of sgktestbench1 is
component test1
```

Lab02 Combinational Circuit Design & Introduction to XILINX Digital Design Integrated Design Environment

10.10.2018 Şevki Gavrem Kulkuloğlu 21601793 EE 102 -2

```
Port (S: in STD_LOGIC;
       R: in STD_LOGIC;
       C: in STD_LOGIC;
       H: out STD_LOGIC);
end component;
SIGNAL S: STD_LOGIC;
SIGNAL R: STD_LOGIC;
SIGNAL C: STD_LOGIC;
SIGNAL H: STD_LOGIC;
BEGIN
UUT: test1 PORT MAP(
S \Rightarrow S,
R \Rightarrow R,
C \Rightarrow C,
H \Rightarrow H
);
testBench1: PROCESS
BEGIN
wait for 100 ns;
S < = '0';
R < = '0';
C < = '0';
wait for 100 ns;
S <= '0';
R < = '0';
C<='1';
wait for 100 ns;
S < = '0';
R < = '1';
C <= '0';
wait for 100 ns;
S <= '0';
R<='1';
C<='1';
wait for 100 ns;
S <= '1';
R < = '0';
C < = '0';
wait for 100 ns;
S < = '1';
R<='0';
C < = '1';
wait for 100 ns;
```

Lab02 Combinational Circuit Design & Introduction to XILINX Digital Design Integrated Design Environment

10.10.2018 Şevki Gavrem Kulkuloğlu 21601793 EE 102 -2

S<='1'; R<='1'; C<='0'; wait for 100 ns; S<='1'; R<='1'; C<='1'; END PROCESS; end Behavioral;

• Constrains:

set_property PACKAGE_PIN V17 [get_ports {S}]
set_property IOSTANDARD LVCMOS33 [get_ports {S}]
set_property PACKAGE_PIN V16 [get_ports {R}]
set_property IOSTANDARD LVCMOS33 [get_ports {R}]
set_property PACKAGE_PIN U16 [get_ports {H}]
set_property IOSTANDARD LVCMOS33 [get_ports {H}]
set_property PACKAGE_PIN W16 [get_ports {C}]
set_property IOSTANDARD LVCMOS33 [get_ports {C}]
connect_debug_port dbg_hub/clk [get_nets <clock_net_name>]