


BASYS3 Board Tutorial

Note: You will need the Xilinx Vivado Webpack version installed on your computer (or you can use the department systems).


This tutorial show how to create a simple combinational design, then simulate your VHDL model by using XILINX Vivado (for BASYS3)

Start Vivado Design Suite:



Select Create New Project.

Click Next and then enter a project name and location for your project:



New Project

Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name:


Project location: ...

☒ Create project subdirectory

Project will be created at: C:/Users/Cemre/project_5

< Back **Next >** Finish Cancel

After selecting project name and location, click Next and then select RTL Project:



New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☒ Do not specify sources at this time

☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time


☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

< Back **Next >** Finish Cancel


After selecting RTL Project, click Next and select BASYS3 board as follows (Second item is for BASYS3):




Click Next and then Finish.

Project window opens.


Click Add Sources in the left Project Manager window (Or you can go File -> Add Sources).




Click on “Add or create design sources” and click Next.




Click on green plus icon and select “Create File”




Make sure that File type is “VHDL”. Enter the file name, then click OK and Finish.



Now we will implement simple AND gate. To do that, we need two inputs and one output as follows. After that, click OK.




Double click on your design source to open your VHDL code which will appear on right.




Add one line code as follows (line 43):

```
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity test1 is
35     Port ( in1 : in STD_LOGIC;
36           in2 : in STD_LOGIC;
37           out1 : out STD_LOGIC);
38 end test1;
39
40 architecture Behavioral of test1 is
41
42 begin
43 out1 <= in1 and in2;
44 end Behavioral;
45
```


After that, click on “Run Synthesis”




If everything goes well, this message will appear:




Then click on “Open Elaborated Design” and click OK.




You can see Elaborated Design as follows:




For test bench, click on Add Sources. Then click on “Add or create simulation sources”



Again click on green plus and select “Create File”:




Make sure that you select File type as VHDL and enter your File name.



After that click on “OK”, “Finish” and lastly “OK”.

Double click on your simulation source.



Here is a sample test bench code (Note that test1 is our design source and testBench1 is test bench):

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using
```

```
-- arithmetic functions with Signed or Unsigned values
```

```
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
```

```
-- any Xilinx leaf cells in this code.
```

```
--library UNISIM;
```

```

--use UNISIM.VComponents.all;

entity testBench1 is
end testBench1;

architecture Behavioral of testBench1 is

    COMPONENT test1

        PORT( in1      :      IN      STD_LOGIC;
              in2      :      IN      STD_LOGIC;
              out1     :      OUT     STD_LOGIC);

    END COMPONENT;

    SIGNAL in1      :      STD_LOGIC;
    SIGNAL in2      :      STD_LOGIC;
    SIGNAL out1     :      STD_LOGIC;

BEGIN

    UUT: test1 PORT MAP(

        in1 => in1,
        in2 => in2,
        out1 => out1

    );

    testBench1 : PROCESS

    BEGIN

        wait for 100 ns;

        in1<='0';

        in2<='0';

        wait for 100 ns;

        in1<='1';


        in2<='1';

    END PROCESS;


end Behavioral;

```


Now click on “Run Simulation” and “Run Behavioral Simulation”




You can obtain similar simulation like this:



Now you should add constraints. Again click on “Add Sources” and “Add or create constraints”




After clicking green plus and select “Create File” enter your file name. After that, click “Finish”.




Find appropriate switch and led (see Appendix). We will use as follows:

```
set_property PACKAGE_PIN V17 [get_ports {in1}]  
    set_property IOSTANDARD LVCMOS33 [get_ports {in1}]  
set_property PACKAGE_PIN V16 [get_ports {in2}]  
    set_property IOSTANDARD LVCMOS33 [get_ports {in2}]  
set_property PACKAGE_PIN U16 [get_ports {out1}]  
    set_property IOSTANDARD LVCMOS33 [get_ports {out1}]
```


Click on “Generate Bitstream” to generate .bit file which will be imported on BASYS3.




Click on “Open Target” and then “Auto Connect” (Before that make sure your BASYS3 is open).



Then click on “Program Device”



Click on Program.



Congratulations. You completed the tutorial.

Appendix

```
# This file is a general .xdc for the Basys3 rev B board
# To use it in a project:
# - uncomment the lines corresponding to used pins
# - rename the used ports (in each line, after get_ports) according to the top
  level signal names in the project
# Clock signal
set_property PACKAGE_PIN W5 [get_ports clk]

    set_property IOSTANDARD LVCMOS33 [get_ports clk]
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports
clk]
# Switches
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
set_property PACKAGE_PIN T3 [get_ports {sw[9]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set_property PACKAGE_PIN T2 [get_ports {sw[10]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
set_property PACKAGE_PIN R3 [get_ports {sw[11]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]

# LEDs
set_property PACKAGE_PIN U16 [get_ports {led[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN E19 [get_ports {led[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set_property PACKAGE_PIN U19 [get_ports {led[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property PACKAGE_PIN V19 [get_ports {led[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {led[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
set_property PACKAGE_PIN U15 [get_ports {led[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
set_property PACKAGE_PIN U14 [get_ports {led[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
set_property PACKAGE_PIN V14 [get_ports {led[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
set_property PACKAGE_PIN V13 [get_ports {led[8]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
set_property PACKAGE_PIN V3 [get_ports {led[9]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
set_property PACKAGE_PIN W3 [get_ports {led[10]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
set_property PACKAGE_PIN U3 [get_ports {led[11]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
set_property PACKAGE_PIN P3 [get_ports {led[12]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
```



```

set_property PACKAGE_PIN N3 [get_ports {led[13]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {led[13]]}
set_property PACKAGE_PIN P1 [get_ports {led[14]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {led[14]]}
set_property PACKAGE_PIN L1 [get_ports {led[15]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {led[15]]}

#7 segment display
set_property PACKAGE_PIN W7 [get_ports {seg[0]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]]}
set_property PACKAGE_PIN W6 [get_ports {seg[1]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]]}
set_property PACKAGE_PIN U8 [get_ports {seg[2]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]]}
set_property PACKAGE_PIN V8 [get_ports {seg[3]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]]}
set_property PACKAGE_PIN U5 [get_ports {seg[4]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]]}
set_property PACKAGE_PIN V5 [get_ports {seg[5]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]]}
set_property PACKAGE_PIN U7 [get_ports {seg[6]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]]}
set_property PACKAGE_PIN V7 [get_ports dp]

    set_property IOSTANDARD LVCMOS33 [get_ports dp]
set_property PACKAGE_PIN U2 [get_ports {an[0]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[0]]}
set_property PACKAGE_PIN U4 [get_ports {an[1]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[1]]}
set_property PACKAGE_PIN V4 [get_ports {an[2]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[2]]}
set_property PACKAGE_PIN W4 [get_ports {an[3]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[3]]}
#Buttons
set_property PACKAGE_PIN U18 [get_ports btnC]
    set_property IOSTANDARD LVCMOS33 [get_ports btnC]
set_property PACKAGE_PIN T18 [get_ports btnU]
    set_property IOSTANDARD LVCMOS33 [get_ports btnU]
set_property PACKAGE_PIN W19 [get_ports btnL]
    set_property IOSTANDARD LVCMOS33 [get_ports btnL]
set_property PACKAGE_PIN T17 [get_ports btnR]
    set_property IOSTANDARD LVCMOS33 [get_ports btnR]
set_property PACKAGE_PIN U17 [get_ports btnD]
    set_property IOSTANDARD LVCMOS33 [get_ports btnD]

##Pmod Header JA
##Sch name = JA1
#set_property PACKAGE_PIN J1 [get_ports {JA[0]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]]}
##Sch name = JA2
#set_property PACKAGE_PIN L2 [get_ports {JA[1]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[1]]}
##Sch name = JA3
#set_property PACKAGE_PIN J2 [get_ports {JA[2]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[2]]}
##Sch name = JA4
#set_property PACKAGE_PIN G2 [get_ports {JA[3]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[3]]}
##Sch name = JA7
#set_property PACKAGE_PIN H1 [get_ports {JA[4]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[4]]}
##Sch name = JA8
#set_property PACKAGE_PIN K2 [get_ports {JA[5]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[5]]}
##Sch name = JA9
#set_property PACKAGE_PIN H2 [get_ports {JA[6]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]]}
##Sch name = JA10
#set_property PACKAGE_PIN G3 [get_ports {JA[7]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JA[7]]}
##Pmod Header JB
##Sch name = JB1
#set_property PACKAGE_PIN A14 [get_ports {JB[0]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[0]]}
##Sch name = JB2
#set_property PACKAGE_PIN A16 [get_ports {JB[1]]}

```

```

    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[1]}]
##Sch name = JB3
#set_property PACKAGE_PIN B15 [get_ports {JB[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[2]}]
##Sch name = JB4
#set_property PACKAGE_PIN B16 [get_ports {JB[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[3]}]
##Sch name = JB7
#set_property PACKAGE_PIN A15 [get_ports {JB[4]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[4]}]
##Sch name = JB8
#set_property PACKAGE_PIN A17 [get_ports {JB[5]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[5]}]
##Sch name = JB9
#set_property PACKAGE_PIN C15 [get_ports {JB[6]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[6]}]
##Sch name = JB10
#set_property PACKAGE_PIN C16 [get_ports {JB[7]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JB[7]}]

##Pmod Header JC
##Sch name = JC1
#set_property PACKAGE_PIN K17 [get_ports {JC[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[0]}]
##Sch name = JC2
#set_property PACKAGE_PIN M18 [get_ports {JC[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[1]}]
##Sch name = JC3
#set_property PACKAGE_PIN N17 [get_ports {JC[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]}]
##Sch name = JC4
#set_property PACKAGE_PIN P18 [get_ports {JC[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]}]
##Sch name = JC7
#set_property PACKAGE_PIN L17 [get_ports {JC[4]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[4]}]
##Sch name = JC8
#set_property PACKAGE_PIN M19 [get_ports {JC[5]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[5]}]
##Sch name = JC9
#set_property PACKAGE_PIN P17 [get_ports {JC[6]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]}]
##Sch name = JC10
#set_property PACKAGE_PIN R18 [get_ports {JC[7]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]}]

##Pmod Header JXADC
##Sch name = XA1_P
#set_property PACKAGE_PIN J3 [get_ports {JXADC[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[0]}]
##Sch name = XA2_P
#set_property PACKAGE_PIN L3 [get_ports {JXADC[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[1]}]
##Sch name = XA3_P
#set_property PACKAGE_PIN M2 [get_ports {JXADC[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[2]}]
##Sch name = XA4_P
#set_property PACKAGE_PIN N2 [get_ports {JXADC[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
##Sch name = XA1_N
#set_property PACKAGE_PIN K3 [get_ports {JXADC[4]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
##Sch name = XA2_N
#set_property PACKAGE_PIN M3 [get_ports {JXADC[5]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[5]}]
##Sch name = XA3_N
#set_property PACKAGE_PIN M1 [get_ports {JXADC[6]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
##Sch name = XA4_N
#set_property PACKAGE_PIN N1 [get_ports {JXADC[7]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[7]}]

##VGA Connector
#set_property PACKAGE_PIN G19 [get_ports {vgaRed[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[0]}]
#set_property PACKAGE_PIN H19 [get_ports {vgaRed[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
#set_property PACKAGE_PIN J19 [get_ports {vgaRed[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]

```

```

#set_property PACKAGE_PIN N19 [get_ports {vgaRed[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
#set_property PACKAGE_PIN N18 [get_ports {vgaBlue[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
#set_property PACKAGE_PIN L18 [get_ports {vgaBlue[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]}]
#set_property PACKAGE_PIN K18 [get_ports {vgaBlue[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
#set_property PACKAGE_PIN J18 [get_ports {vgaBlue[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
#set_property PACKAGE_PIN J17 [get_ports {vgaGreen[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
#set_property PACKAGE_PIN H17 [get_ports {vgaGreen[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
#set_property PACKAGE_PIN G17 [get_ports {vgaGreen[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
#set_property PACKAGE_PIN D17 [get_ports {vgaGreen[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
#set_property PACKAGE_PIN P19 [get_ports Hsync]

#set_property IOSTANDARD LVCMOS33 [get_ports Hsync]
#set_property PACKAGE_PIN R19 [get_ports Vsync]

#set_property IOSTANDARD LVCMOS33 [get_ports Vsync]
##USB-RS232 Interface
#set_property PACKAGE_PIN B18 [get_ports RsRx]

#set_property IOSTANDARD LVCMOS33 [get_ports RsRx]
#set_property PACKAGE_PIN A18 [get_ports RsTx]

#set_property IOSTANDARD LVCMOS33 [get_ports RsTx]
##USB HID (PS/2)
#set_property PACKAGE_PIN C17 [get_ports PS2Clk]

#set_property IOSTANDARD LVCMOS33 [get_ports PS2Clk]
#set_property PULLUP true [get_ports PS2Clk]
#set_property PACKAGE_PIN B17 [get_ports PS2Data]
#set_property IOSTANDARD LVCMOS33 [get_ports PS2Data]
#set_property PULLUP true [get_ports PS2Data]
##Quad SPI Flash
##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using
the
##STARTUPE2 primitive.
#set_property PACKAGE_PIN D18 [get_ports {QspiDB[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]
#set_property PACKAGE_PIN D19 [get_ports {QspiDB[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[1]}]
#set_property PACKAGE_PIN G18 [get_ports {QspiDB[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]
#set_property PACKAGE_PIN F18 [get_ports {QspiDB[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[3]}]
#set_property PACKAGE_PIN K19 [get_ports QspiCSn]
#set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]

```