


Project Presentation I: Accelerating Bitap on FPGA

Gayatri Madduri
Sahithi Reddy

Genome Sequence Analysis

- Genome sequence analysis refers to the process of subjecting a DNA or RNA sequence to any of a wide range of analytical methods to understand its features, function, structure, or evolution.
- The first step in genome sequence analysis is the extraction of a genomic sequence such as DNA.
- A DNA consists of two complementary chains, each of which is a very long sequence of four bases: Adenine(A), Thymine(T), Guanine(G),Cytosine(C). T is complementary to A while C is complementary to G. These complementary chains form a double helix structure. Each chain is typically billions of base pairs long.



Extracting DNA: First step in the analysis

- Existing technologies cannot extract the very long DNA sequences as a single unit. Instead, they work by fragmenting the whole sequence into very small overlapping fragments called reads.
- The sequence of bases in these reads is determined using a variety of scientific methods. The length of these reads vary from 20 to 50 base pairs to 150 base pairs.
- This means a huge number of reads need to be assembled back to get the whole genome, which can be used for further analysis.
- The overlapping reads can be advantageous to assemble them back. This method is called De Novo assembly.
- It is also possible to assemble with the help of a reference genome. This involves looking for possible locations where the read can be aligned in the reference genome.

Approximate string matching(ASM)

- Read mapping:

Takes each read, aligns it to one or more possible locations within the reference genome, and finds the matches and differences (i.e., distance) between the read and the reference genome segment at that location.

Due to genetic variations and sequencing errors, when we look for matching the reference genome and the read, we cannot look for an exact match. Hence, we need to do ASM when we are looking for potential locations to map the read in the reference genome.

- Whole genome analysis:

When we already have two or more full genomes, we want to compute the edit distance to see how similar/dissimilar these genomes are.

Read Mapping




Figure 1. Four steps of read mapping.

Bitap Algorithm

- Bitap tackles the problem of computing the minimum edit distance between a reference text (e.g., reference genome) and a query pattern (e.g., read) with a maximum of k many errors.
- What does it return? It returns the possible alignments such that the edit distance is within k .
- Edit distance can be either deletion, substitution or insertion at a given position of the query genome.

Algorithm 1 Bitap Algorithm

Inputs: text (reference), pattern (query), k (edit distance threshold)

Outputs: startLoc (matching location), editDist (minimum edit distance)

```
1:  $n \leftarrow$  length of reference text
2:  $m \leftarrow$  length of query pattern
3: procedure PRE-PROCESSING
4:    $PM \leftarrow$  generatePatternBitmaskACGT(pattern)  $\triangleright$  pre-process the pattern
5:   for  $d$  in  $0:k$  do
6:      $R[d] \leftarrow 111..111$   $\triangleright$  initialize R bitvectors to 1s
7: procedure EDIT DISTANCE CALCULATION
8:   for  $i$  in  $(n-1):-1:0$  do  $\triangleright$  iterate over each text character
9:     curChar  $\leftarrow$  text[i]
10:    for  $d$  in  $0:k$  do
11:      oldR[d]  $\leftarrow$  R[d]  $\triangleright$  copy previous iterations' bitvectors as oldR
12:      curPM  $\leftarrow$  PM[curChar]  $\triangleright$  retrieve the pattern bitmask
13:       $R[0] \leftarrow (oldR[0] \ll 1) \mid curPM$   $\triangleright$  status bitvector for exact match
14:      for  $d$  in  $1:k$  do  $\triangleright$  iterate over each edit distance
15:        deletion (D)  $\leftarrow$  oldR[d-1]
16:        substitution (S)  $\leftarrow$  (oldR[d-1]  $\ll$  1)
17:        insertion (I)  $\leftarrow$  (R[d-1]  $\ll$  1)
18:        match (M)  $\leftarrow$  (oldR[d]  $\ll$  1)  $\mid$  curPM
19:         $R[d] \leftarrow D \ \& \ S \ \& \ I \ \& \ M$   $\triangleright$  status bitvector for  $d$  errors
20:      if MSB of  $R[d] == 0$ , where  $0 \leq d \leq k$   $\triangleright$  check if MSB is 0
21:        startLoc  $\leftarrow$  i  $\triangleright$  matching location
22:        editDist  $\leftarrow$  d  $\triangleright$  found minimum edit distance
```

Step 1: PATTERN MASK

- Text: **CGTGA**
- Query: **CTGA**
- Edit distance threshold=1

	C	T	G	A
PM(A)	1	1	1	0
PM(G)	1	1	0	1
PM(C)	0	1	1	1
PM(T)	1	0	1	1

STEP 2:STATUS BITVECTORS

- R --- a $(k+1) \times m$ matrix
- K =edit distance threshold
- M =query length
- $R[d][j]$ represents holds the partial match information between $\text{text}[i : (n-1)]$ and the query with maximum of d errors. Value of $R[d][j]$ can either be 0 or 1.

1	1	1	1
1	1	1	1

STEP 3: EXACT MATCHING

- Represented by $R[0]$ (first row of R)
- We perform this operation for every I from the end of reference to beginning of reference.
- For a given I , $R[0][j]=0$ if $\text{read}[j..m-1] = \text{reference}[I..n-1]$
- $(R[0] = \text{OldR}[0] \ll 1) \mid \text{PM}(\text{reference}[I])$

K=0

ref: CGTGACT

Read: TGAC

k=0 exact matching

Ex 1

Reference:- CGTGACT Read:- TGAC

<u>Situation</u>		
	CGTGACT	PM(A) = 1101 PM(C) = 1110 PM(G) = 1011 PM(T) = 0111
①	CGTGACT (T) TGAC (C)	1110 0111 = 1111 → no match
②	CGTGAC (T) TGAC (C)	1110 1110 = 1110 → match
③	CGTG (A) CT TGA (C)	1100 1101 = 1101 → match
④	CGT (G) ACT T (G) AC	1010 1011 = 1011 → match
⑤	CG (T) GACT	10110 0111 = 0111 → match

K=0

ref: cgtgac

read: ggac

k=0 exact matching

CGTGA^C

GGAC

pm(A) = 1101

pm(T) = 1111

pm(C) = 1110

pm(G) = 0011

Example 2

Iterations

CGTGA^C | GGAC^C

①

1110 | 1110 = 1110 → match

CGTGA^C | GGAC^C

②

1100 | 1101 = 1101 → match

CGTGA^C | GGAC^C

③

1010 | 0011 = 1011 → match

CGTGA^C | GGAC^C

④

~~1010 | 0011 = 1011~~

0110 | 1111 = 1111

→ mismatch

⑤

CGTGA^C | GGAC^C

1110 | 0011 = 1111

→ mismatch

STEP 4: Calculating $r[d]$

- $R[d]$ is similar to $R[0]$ but here we give space for deletion/insertion/substitution and exact match.
- Hence, we calculate all the four possibilities.
- If any of the deletions/insertions/substitutions cause an exact match it must be reflected in $R[d]$. Hence, we find all the results
- $R[d] = D \& S \& I \& M$

$k > 0$

MATCH CASE:-

$$\text{oldR}[d] \ll 1 \mid \text{pm}[\text{char}]$$

↓

has information from i to $n-1$

⇒ if its a match then $i-1$ to $n-1$.

II

SUBSTITUTION:-

$$\text{oldR}[d-1] \ll 1$$

→ consume one character from reference as that is what you will be substituting with.

INSERTION:-

$$\text{R}[d] \ll 1$$

→ whatever is currently mismatched, just move it assuming its a match.


DELETION:-

$$\text{oldR}[d-1]$$

STEP 5:STORING PATTERN MATCHES

- If leftmost bit of $R[d]$ becomes 0 for some $0 \leq d \leq k$ for some position I in the reference genome, we can say that the read matches with the reference at position I with at most d errors.
- Hence, when this condition is obtained, we store I and d .

Example



- Ref: C G T G A
- Read: C - T G A edit distance : 1

- Ref: C G T G A
- Read: _ C T G A edit distance : 2

- Ref: C G _ T G A
- Read: _ _ C T G A edit distance : 3

Reference: AAAA**A**TGTTTAG**G**TGCTAC**T**TG
Read: AAA**T**GT**T**TA**C**TGCTAC**T**TG
deletion *substitution* *insertion*

Figure 2. Three types of errors (i.e., edits).

Deletion Example (Text Location=0)

(a)

Text[0]: C	Text[1]: G	Text[2]: T	Text[3]: G	Text[4]: A
$\begin{pmatrix} R0- & : & \dots \\ R1-M & : & 0111 \end{pmatrix}$	$\begin{pmatrix} R0- & : & \dots \\ R1-D & : & 1011 \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1011 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1101 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1110 \\ R1- & : & \dots \end{pmatrix}$
Match(C)	Del(-)	Match(T)	Match(G)	Match(A)
<3,0,1>	<2,1,1>	<2,2,0>	<1,3,0>	<0,4,0>

Substitution Example (Text Location=1)

(b)


Text[1]: G	Text[2]: T	Text[3]: G	Text[4]: A
$\begin{pmatrix} R0- & : & \dots \\ R1-S & : & 0110 \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1011 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1101 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1110 \\ R1- & : & \dots \end{pmatrix}$
Subs(C)	Match(T)	Match(G)	Match(A)
<3,1,1>	<2,2,0>	<1,3,0>	<0,4,0>


Insertion Example (Text Location=2)

(c)

Text[-]	Text[2]: T	Text[3]: G	Text[4]: A
$\begin{pmatrix} R0- & : & \dots \\ R1-I & : & 0110 \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1011 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1101 \\ R1- & : & \dots \end{pmatrix}$	$\begin{pmatrix} R0-M & : & 1110 \\ R1- & : & \dots \end{pmatrix}$
Ins(C)	Match(T)	Match(G)	Match(A)
<3,2,1>	<2,2,0>	<1,3,0>	<0,4,0>

LOOP DEPENDENCY REMOVAL





Cycle#	Thread ₁ R ₀ /1/2/..
#1	T ₀ -R ₀
...	...
#8	T ₀ -R ₇
#9	T ₁ -R ₀
...	...
#16	T ₁ -R ₇
#17	T ₂ -R ₀
...	...
#24	T ₂ -R ₇
#25	T ₃ -R ₀
...	...
#32	T ₃ -R ₇

Cycle#	Thread ₁ R ₀ /4	Thread ₂ R ₁ /5	Thread ₃ R ₂ /6	Thread ₄ R ₃ /7
#1	T ₀ -R ₀	-	-	-
#2	T ₁ -R ₀	T ₀ -R ₁	-	-
#3	T ₂ -R ₀	T ₁ -R ₁	T ₀ -R ₂	-
#4	T ₃ -R ₀	T ₂ -R ₁	T ₁ -R ₂	T ₀ -R ₃
#5	T ₀ -R ₄	T ₃ -R ₁	T ₂ -R ₂	T ₁ -R ₃
#6	T ₁ -R ₄	T ₀ -R ₅	T ₃ -R ₂	T ₂ -R ₃
#7	T ₂ -R ₄	T ₁ -R ₅	T ₀ -R ₆	T ₃ -R ₃
#8	T ₃ -R ₄	T ₂ -R ₅	T ₁ -R ₆	T ₀ -R ₇
#9	-	T ₃ -R ₅	T ₂ -R ₆	T ₁ -R ₇
#10	-	-	T ₃ -R ₆	T ₂ -R ₇
#11	-	-	-	T ₃ -R ₇

data written to memory
data read from memory
target cell (R_d)
cells target cell depends on (oldR_d, R_{d-1}, oldR_{d-1})


Algorithm 1 Bitap Algorithm

Inputs: text (reference), pattern (query), k (edit distance threshold)

Outputs: startLoc (matching location), editDist (minimum edit distance)

```

1:  $n \leftarrow$  length of reference text
2:  $m \leftarrow$  length of query pattern
3: procedure PRE-PROCESSING
4:    $PM \leftarrow \text{generatePatternBitmaskACGT}(\text{pattern})$   $\triangleright$  pre-process the pattern
5:   for  $d$  in  $0:k$  do
6:      $R[d] \leftarrow 111\dots 111$   $\triangleright$  initialize R bitvectors to 1s
7: procedure EDIT DISTANCE CALCULATION
8:   for  $i$  in  $(n-1):-1:0$  do  $\triangleright$  iterate over each text character
9:      $\text{curChar} \leftarrow \text{text}[i]$ 
10:    for  $d$  in  $0:k$  do
11:       $\text{oldR}[d] \leftarrow R[d]$   $\triangleright$  copy previous iterations' bitvectors as oldR
12:       $\text{curPM} \leftarrow PM[\text{curChar}]$   $\triangleright$  retrieve the pattern bitmask
13:       $R[0] \leftarrow (\text{oldR}[0] \ll 1) \mid \text{curPM}$   $\triangleright$  status bitvector for exact match
14:      for  $d$  in  $1:k$  do  $\triangleright$  iterate over each edit distance
15:        deletion (D)  $\leftarrow \text{oldR}[d-1]$ 
16:        substitution (S)  $\leftarrow (\text{oldR}[d-1] \ll 1)$ 
17:        insertion (I)  $\leftarrow (R[d-1] \ll 1)$ 
18:        match (M)  $\leftarrow (\text{oldR}[d] \ll 1) \mid \text{curPM}$ 
19:         $R[d] \leftarrow D \mid S \mid I \mid M$   $\triangleright$  status bitvector for  $d$  errors
20:        if MSB of  $R[d] == 0$ , where  $0 \leq d \leq k$   $\triangleright$  check if MSB is 0
21:           $\text{startLoc} \leftarrow i$   $\triangleright$  matching location
22:           $\text{editDist} \leftarrow d$   $\triangleright$  found minimum edit distance
  
```



Cycle : units

- 1 st : $(n)(0)$
- 2nd: $(n)(1) + (n-1)(0)$
- K+1 th iteration: $(n)(k), (n-1)(k-1), (n-2)(k-2), \dots, (n-k)(0)$
- K+2 th : $(n-1)k, (n-2)(k-1), \dots, (n-k+1)(0)$
- K+3 : $(n-2)(k), (n-3)(k-1), \dots, (n-k+2)(0)$
- K+x th : $(n-(x-1))(k), \dots, (n-k+(x-1))(0)$
- If K+xth was last $(n-(x-1)) == 1 ; x=n$
- No.of iterations = $K+n$

Psuedo code:

```
For j in range(K+n) :  
    For I in range(min(j,k),0,-1):  
        #loop unroll  
        Compute test[n-j+I][I]  
        When I!=0  
            Do  
                I , S , M, D and compute  
  
        #bind jth and (j-1)th values to use  
        in  
        (J+1)th iteration—do it in parallel  
        pipelined
```

INTO THE CODE

Burst read

```
64
65 extern "C"
66 {
67     void wide_vadd(
68         unsigned long long *pm,
69         const char *pattern,
70         const char *text,
71         int *k,
72         const int *m,
73         const int *n,
74         int *out          // Output Result
75     )
76     {
77         #pragma HLS INTERFACE m_axi port = pm max_read_burst_length = 64 offset = slave bundle = gmem
78         #pragma HLS INTERFACE m_axi port = pattern max_read_burst_length = 8 offset = slave bundle = gmem1
79         #pragma HLS INTERFACE m_axi port = text max_write_burst_length = 8 offset = slave bundle = gmem1
80         #pragma HLS INTERFACE m_axi port = k max_write_burst_length = 64 offset = slave bundle = gmem
81         #pragma HLS INTERFACE m_axi port = m max_write_burst_length = 64 offset = slave bundle = gmem2
82         #pragma HLS INTERFACE m_axi port = n max_write_burst_length = 64 offset = slave bundle = gmem
83         #pragma HLS INTERFACE m_axi port = out max_write_burst_length = 64 offset = slave bundle = gmem3
84         #pragma HLS INTERFACE s_axilite port = pm bundle = control
85         #pragma HLS INTERFACE s_axilite port = out bundle = control
86         #pragma HLS INTERFACE s_axilite port = pattern bundle = control
87         #pragma HLS INTERFACE s_axilite port = text bundle = control
88         #pragma HLS INTERFACE s_axilite port = k bundle = control
89         #pragma HLS INTERFACE s_axilite port = m bundle = control
90         #pragma HLS INTERFACE s_axilite port = n bundle = control
91         #pragma HLS INTERFACE s_axilite port = return bundle = control
92
93         //create local buffers
94
95         int patt_len;
96         int text_len;
97         unsigned long long patternbitmasks[8];
98         char patt[100];
99         char tex[100];
100
```

Bind to BRAM

Bind ed all the

inputs to BRAM and chose

RAM_2P, which supports read to a port and read & write to another port.

```
//create local buffers

int patt_len;
int text_len;
unsigned long long patternbitmasks[8];
char patt[100];
char tex[100];

#pragma HLS BIND_OP variable =patternbitmasks op=mul impl=DSP latency=2
#pragma HLS BIND_OP variable=patt op=add impl=DSP latency=2
#pragma HLS BIND_OP variable=tex op=add impl=DSP latency=2
#pragma HLS BIND_OP variable=patt_len op=add impl=DSP latency=2
#pragma HLS BIND_OP variable=text_len op=add impl=DSP latency=2

// BINDING TO BRAM
#pragma HLS BIND_STORAGE variable= patternbitmasks type=RAM_2P impl=BRAM latency=2
#pragma HLS BIND_STORAGE variable= patt type=RAM_2P impl=BRAM latency=2
#pragma HLS BIND_STORAGE variable= tex type=RAM_2P impl=BRAM latency=2
#pragma HLS BIND_STORAGE variable=patt_len type=RAM_2P impl=BRAM latency=2
#pragma HLS BIND_STORAGE variable =text_len type=RAM_2P impl=BRAM latency=2
//std:: cout << "-----kernel side-----"<<"\n";
patt_len=m[0];
text_len=n[0];
int num= ceil(m[0]/(64*1.0));
num=num*4;
int val = ceil (patt_len/(64.0));
//std::cout << val << "is val\n";
for (int i=0;i<num;i++)
    patternbitmasks[i]=pm[i];

int offset=k[0];
```


- Bind R's to BRAM
- Sneak peak into Looping

```
#pragma HLS BIND_OP variable=R op=mul impl=DSP latency=2
#pragma HLS BIND_STORAGE variable=R type=RAM_2P impl=BRAM latency=2
//bind needs specific value hence specified upper bounds.
if (val==1)
{
for (int j=0;j<offset+text_len+1;j++)
for (int i=min(j-1,offset);i>=0;i--)
{
#pragma HLS loop unroll
//compute R[n-j+1][i]
//get current pattern bit mask
uint64_t currpm;
int iter = text_len-j+i;
if (iter<0 or i<0)
continue;
else
{
if(tex[iter]=='A' or tex[iter]=='a') ...
else if(tex[iter]=='C' or tex[iter]=='c') ...
else if(tex[iter]=='G' or tex[iter]=='g') ...
else if(tex[iter]=='T' or tex[iter]=='t') ...

if(i==0)
{
//compute single R with range
if(iter==text_len-1)
{
R[iter][0]= oldR[0]<<1;
//std::cout << "after shift" <<R[iter][0] << "\n";
R[iter][0]|=currpm;
}
else
{
// std::cout << "before shift"<<R[iter+1][0]<<"\n";
R[iter][0]= R[iter+1][0]<<1;
// std::cout << "after shift" <<R[iter][0] << "\n";
R[iter][0]|=currpm;
}
```

- **Communication**


- Map the buffers to kernel space and populate them (same as wide_vadd)
- Burst read the inputs
- As extension multiple DDRs can be used.

- **Computations**

- Parallelism among two strings is exploited
- Multiple pairs of strings can be processed, but we may get memory overhead.

Results:

```
<terminated> (exit value: 0) SystemDebugger_Bitap_system_1_Bitap [OpenCL] /home/ec2-user/workspace/Bitap/Emulation-HW/Bitap (12/9/21, 6:03 PM)
TT
CC
GG
CC
AA
TT
CC
GG
offset2CPU result
entered filter
Generating Pattern bit masks
length is 8
entered DC
k is 2count2
length in DC before R: 6
length in DC : 6
DC return value-10
0
success, edit distance is 0
INFO: [Vitis-EM 22] [Time elapsed: 0 minute(s) 44 seconds, Emulation time: 0.160637 ms]
Data transfer between kernel(s) and global memory(s)
wide_vadd_1:m_axi_gmem-DDR[1] RD = 0.047 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem1-DDR[1] RD = 0.000 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem2-DDR[1] RD = 0.004 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem3-DDR[1] RD = 0.000 KB WR = 0.004 KB
INFO: [HW-EMU 06-0] Waiting for the simulator process to exit
INFO: [HW-EMU 06-1] All the simulator processes exited successfully
```



The screenshot shows the Vitis IDE interface with the 'Console' tab selected. The console output displays the results of a hardware emulation process. It includes a header line indicating the process has terminated successfully. The main body of the output shows a series of data transfer statistics for various memory blocks, including 'wide_vadd_1:m_axi_gmem-DDR[1]' and 'wide_vadd_1:m_axi_gmem1-DDR[1]'. The output also includes a summary line indicating the total time elapsed and the emulation time. At the bottom, there are two informational messages: 'INFO: [HW-EMU 06-0] Waiting for the simulator process to exit' and 'INFO: [HW-EMU 06-1] All the simulator processes exited successfully'. The interface also shows other tabs like 'Executables', 'Debug Shell', 'Vitis Log', 'Problems', 'Debugger Con...', and 'p_vadd'.

```
<terminated> (exit value: 0) SystemDebugger_Bitap_system_Bitap [OpenCL] /home/ec2-user/workspace/Bitap/Emulation-HW/Bitap (12/9/21, 6:03 PM)
[Console output redirected to file:/home/ec2-user/workspace/Bitap/Emulation-HW/SystemDebugger_Bitap_system_Bitap.launch.log]
-----Accelerating bitap algorithm-----
Loading/home/ec2-user/workspace/Bitap_system/Emulation-HW/binary_container_1.xclbinto program
INFO: [HW-EMU 01] Hardware emulation runs simulation underneath. Using a large data set will result in long simulation times. It is recommended that a
configuring penguin scheduler mode
scheduler config ert(0), dataflow(1), slots(16), cudma(1), cuisr(0), cdma(0), cus(1)
length of pattern is 4length of text is 7
CPU result
success, edit distance is 0
INFO: [Vitis-EM 22] [Time elapsed: 0 minute(s) 42 seconds, Emulation time: 0.152899 ms]
Data transfer between kernel(s) and global memory(s)
wide_vadd_1:m_axi_gmem-DDR[1] RD = 0.016 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem1-DDR[1] RD = 0.000 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem2-DDR[1] RD = 0.004 KB WR = 0.000 KB
wide_vadd_1:m_axi_gmem3-DDR[1] RD = 0.000 KB WR = 0.004 KB
INFO: [HW-EMU 06-0] Waiting for the simulator process to exit
INFO: [HW-EMU 06-1] All the simulator processes exited successfully
```

Resources Usage :

Q

binary_container_1 (Hardware Emulation)

- Summary
- System Diagram
- Platform Diagram
- System Estimate

• System Guidance

Log

wide_vadd (Hardware Emulation)

- Summary
- Kernel Estimate
- Kernel Guidance
- HLS Synthesis
- Log

binary_container_1 (Hardware Emulation) × wide_vadd (Hardware Emulation) ×

Summary × Kernel Estimate ×

/home/ec2-user/workspace/Bitap_kernels/Emulation-HW/build/reports/wide_vadd/system_estimate_wide_vadd.txt

Q

```
1 =====
2 Version:      v++ v2021.1 (64-bit)
3 Build:       SW Build 3246112 on 2021-06-09-14:19:56
4 Copyright:   Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
5 Created:     Thu Dec  9 17:48:51 2021
6 =====
7
8 -----
9 Design Name:      wide_vadd
10 Target Device:    xilinx:aws-vu9p-f1:shell-v04261818:201920.2
11 Target Clock:     250.000000MHz
12 Total number of kernels: 1
13 -----
14
15 Kernel Summary
16 Kernel Name  Type  Target          OpenCL Library  Compute Units
17 -----
18 wide_vadd    c    fpga0:OCL_REGION_0  wide_vadd       1
19
20
21 -----
22 OpenCL Binary:    wide_vadd
23 Kernels mapped to: clc_region
24
25 Timing Information (MHz)
26 Compute Unit  Kernel Name  Module Name  Target Frequency  Estimated Frequency
27 -----
28 wide_vadd_1   wide_vadd    wide_vadd    250                inf
29
30 Latency Information
31 Compute Unit  Kernel Name  Module Name  Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
32 -----
33 wide_vadd_1   wide_vadd    wide_vadd    1                0                0                0                0 ns              0 ns              0 ns
34
35 Area Information
36 Compute Unit  Kernel Name  Module Name  FF   LUT  DSP  BRAM  URAM
37 -----
38 wide_vadd_1   wide_vadd    wide_vadd    530  944  0    0    0
39
40 -----
```

Future work:

- Can be extended to support long reads easily.
- Can be directly read from files
- Multiple DDRs
- Replacing buffers in BRAM

THANK
YOU

Gayatri & Sahithi