


Probl.

Specify the timer to use in the exercise.




Step 1. Capture the HLSM :


Output: T_clr, T_cnt, Q


Input: T, U, D

Local Register: Qreg




Step 2. Design the datapath .






Step 4. Capture the FSM.

Output: $T_cnt, T_clr, Qreg_sel1, Qreg_sel0, Qreg_ld$.
Input: U, D, T .



Prob2. (step 1).


The HLSM is captured as:




Prob3.

Step 2. Design the datapath.


Input: a, b, gcd_ld
A_sel, A_ld
B_sel, B_ld
Output: gcd, A_gt_B, A_eq_B,



Output: done, gcd.



Step 4. Capture the FSM.



Prob 4.



First convert the decimals into binary.

$$a = (43690)_{10} = (1010\ 1010\ 1010\ 1010)_2$$



$$b = (21845)_{10} = (1010\ 1010\ 1010\ 101)_2$$


$$= (0101\ 0101\ 0101\ 0101)_2$$





Prob 5. (a). The design is as follows.

Note: Each line  stands for $\begin{matrix} P \\ \Rightarrow \\ c \end{matrix}$,  stands for SPG block.



(b). 8^{12} gate delays.

2 : SPA block is 2-gate delay

2×5 : 3 levels of CLA logic, and

2 gate delays each, $2^3 - 1 = 5$ calculations.

$$2 + 2 \times 5 = 12.$$

(c). 10.7^{16} times.

Carry Ripple adder:

64 ~~half~~ full adders, 2 gate delays each.

$$2 \times 64 = 128.$$


Hence,

$$\text{speedup} = \frac{\text{slower}}{\text{faster}}$$


$$= \frac{128}{12}$$

$$= 10.7$$







Step 2: 3 level delay (1 from HA, 2 from internal CLA).



Step 3: 2 level delay (from external CLA).



Step 4: 3 level delay (1 from $s = c \oplus P$, 2 from internal CLA).



(In total = 8 levels).

