



JOINT INSTITUTE
交大密西根学院

Ve 270 Introduction to Logic Design

Lab 3

Design of a Simple ALU

UM-SJTU Joint Institute
Shanghai Jiao Tong University
June 2019

1. Objective

To design a simple datapath using combinational building blocks in Xilinx ISE, and to implement the circuit in an FPGA chip.

2. Design Specification

The purpose of datapaths is to provide routes for data to travel between functional units. Datapaths can be joined together to make bigger datapaths using multiplexers [wikipedia.org].

In this lab, you are asked to design a simple Arithmetic and Logic Unit (ALU) that takes two 4-bit input data (A and B) and outputs the results (F and Cout) depending on the select signal S according to Table 1. The block diagram of the design is shown in Figure 1.




Figure 1 Block Diagram of ALU

Table 1 ALU Functions

S1	S0	F	Cout	Example
0	0	A+B	Carry out	A=1100, B=1110, F=1010, Cout=1
0	1	A-B	Carry out	A=1100, B=1110, F=1110, Cout=0
1	0	A and B	0	A=1100, B=1110, F=1100, Cout=0
1	1	A or B	0	A=1100, B=1110, F=1110, Cout=0

3. Drawing Schematics and Simulation

Draw the circuitry for the ALU using Multisim. Make sure the inputs are labeled correctly. Simulate the circuit in Multisim.

4. Synthesis and FPGA Implementation

Synthesize and implement your design on the Basys 3 FPGA board. Use switches SW7~SW4 for input A, SW3~SW0 for input B, push button BTNU for S1 and BTND for S0, LEDs LD3~LD0 for output F, and LD4 for output Cout, as shown in following figure. Toggle input switches to observe changes on the output LEDs. Try different inputs and verify your results.

5. Deliverable

This is a 1-week lab. The full score for this lab is 100 points.



- 1) Demonstrate your circuits to the TAs before your lab session ends.
- 2) Upload source files on Canvas by **10pm, June 15, 2019**.
- 3) Upload peer evaluation report on Canvas by **10pm, June 15, 2019**.

Peer evaluation form:

Name	Percentage of contribution (sum to 100%)	Responsibilities
(yourself)		
(your lab partner)		