






192

VE270 HW6


He Yifei 517370910.96




3. We need to shift the number 3 digits to the left and add itself.




4. (a)



(b)



5.



6.

```

module usr(Q, SI, D, Sh, L, clk);
input [3:0] D;
output [3:0] Q;
input Sh, L, clk, SI;
reg [3:0] Q;

always @ (posedge clk)
begin
    if(Sh=0 && L=1) Q<=D;
    else if(Sh=1) begin Q[2:0]<=Q[3:1];Q[3]<=SI;end
    else if(Sh=0 && L=0) Q<=Q;
end
endmodule

```

```

module sim():
parameter half_period=20;
reg [3:0] D;
reg Sh, L, clk, SI;
wire [3:0] Q;

usr usrr(Q, SI, D, Sh, L, clk);
initial begin
    #0 clk = 0; D = 4'b1111; Sh=0; L=0; SI=0;
    #80 L=1;
    #80 Sh=1;
    #80 SI=1;
    #120 SI=0;
    #20 Sh=1;SI=0;
    #100 L=0; Sh=0;
end
always #half_period clk=~clk;
initial #1000 $stop;
endmodule

```

Q W Q Q X F K N ...

