




# Neuromorphic Array Communications Controller


Aaron R. Young<sup>1</sup> and Mark E. Dean<sup>1</sup>

<sup>1</sup> University of Tennessee, Knoxville, Tennessee, U.S.A



## Background and Motivation

- Neuromorphic hardware is increasing in both speed and size.



- Previous communication method with USB 3 Cypress EZ-USB FX3<sup>1</sup> was maxed out with DANNA 1.
- Communication patterns and requirements unique to spatial-temporal spiking data.

## Communications Considerations

### Monitoring

- Real-time monitoring for developing and debugging.
- Provides valuable feedback to analyze the system.
- Detect security or safety vulnerability.

### Optimization

- Host can be used to drive real-time learning and optimization of the neuromorphic network via evolving networks at runtime.

### Host to Array Communication

- Operational commands (Configuration, Control)
- Real-time data (Input Spikes, Output Spikes)
- Translate input/output between spiking and non-spiking to allow for connection with external devices.
- The sub-arrays need to be able to function together as a large array of elements, capable of running large neural networks.

### Inter Sub-array Operation

## Communications Board Design









Diagram of Current NACC Setup (Pictured Left)

## Results



- The hardware is faster when the network is simulated for more cycles, when the internal activity to input activity ratio is greater, and when the number of elements increases.

## Acknowledgements



**OAK RIDGE**  
National Laboratory



## Conclusions

- Room to scale.
- Surpasses limitations of FX3.
- Maximum throughput occurs with large transfers.
- Hardware is able to evaluate arrays in constant time per cycle, whereas, the simulator grows linearly with the number of events.

