# x86 and PC architecture

PC architecture x86 instruction set gcc calling convention


**Abhilash Jindal** 

Reference. xv6 book: Appendix A

# Agenda

- Build a mental model of how PC components (e.g., CPU and memory) interact with one another
- x86 instruction set: Defined by Intel in early 1980s. Has become a standard.
   Understand x86 instruction set so that we can read and write x86 assembly
  - Assembly programs are sometimes required by OS to get fine-grained control of the hardware
- Understand gcc calling convention so that we can call C programs from assembly and vice-versa

### Computer organization



Memory

Fat buses for memory and network: 10-100 GBps Thin buses for keyboard, mouse

## **CPU-memory interaction**

	0xF123	
CPU	Address lines  0x0C12	
	Data lines	Memory
	Read/write lines	

- Each read/write takes ~100 cycles
- Faster memory: on-chip registers ~1 cycle.

## Registers


- General purpose registers.
  - %eax, %ebx, %ecx, %edx
  - %edi: destination index, %esi: source index
- Flags register. %eflags
- Instruction pointer. %eip
- Stack registers. %ebp: base pointer, %esp: stack pointer
- Special registers.
  - Control registers %cr0, %cr2, %cr3, %cr4;
  - Segment registers %cs, %ds, %es, %fs, %gs, %ss
  - Global and local descriptor table registers %gdtr, %ldtr
- Other registers not used in xv6: 8 80-bit floating point registers, debug registers

### mov instructions Intel SDM Vol 1 7.3.1.1

Assembly	"C" equivalent
movl %eax, %edx	edx = eax
movl \$123, %edx	edx=0x123
movl 0x123, %edx	%edx = *(int32_t*)0x123
movl (%ebx), %edx	edx=*(int32_t*) ebx
movl 4(%ebx), %edx	edx=*(int32_t*)(ebx+4)

Assembly	"C" equivalent
movsb	*edi = *esi; edi++; esi++;

### Other instruction variants



- movw: moves 2 bytes (%ax)
- movb: moves 1 byte (%al, %ah)

Figure 3-5. Alternate General-Purpose Register Names

Many other instructions: ADD, SUB, MUL, DIV, ...

## Registers

- General purpose registers.
  - %eax, %ebx, %ecx, %edx
  - %edi: destination index, %esi: source index
- Flags register. %eflags
- Instruction pointer. %eip
- Stack registers. %ebp: base pointer, %esp: stack pointer
- Special registers.
  - Control registers %cr0, %cr2, %cr3, %cr4;
  - Segment registers %cs, %ds, %es, %fs, %gs, %ss
  - Global and local descriptor table registers %gdtr, %ldtr
- Other registers not used in xv6: 8 80-bit floating point registers, debug registers

### **EFLAGS**

 Carry flag: Most significant bit overflowed.

movl \$FFFFFFFF %eax addl %eax, %eax




Figure 3-8. EFLAGS Register

# EFLAGS (2)

• Zero flag: Set if result is zero.

xorl %eax, %eax




Figure 3-8. EFLAGS Register

# EFLAGS (3)

 Sign flag: Equal to the most significant bit of the result (which is the sign bit of a signed integer)




Figure 3-8. EFLAGS Register

### Registers in action

```
02.flags.c

int foo(int x, int y) {
    int z = x + y;
    if(z % 2 == 0)
        return x;
    return y;
}
```

#### 02.flags.s

### Registers

- General purpose registers.
  - %eax, %ebx, %ecx, %edx
  - %edi: destination index, %esi: source index
- Flags register. %eflags
- Instruction pointer. %eip
- Stack registers. %ebp: base pointer, %esp: stack pointer
- Special registers.
  - Control registers %cr0, %cr2, %cr3, %cr4;
  - Segment registers %cs, %ds, %es, %fs, %gs, %ss
  - Global and local descriptor table registers %gdtr, %ldtr
- Other registers not used in xv6: 8 80-bit floating point registers, debug registers

### Instruction pointer

Next instruction is pointed to by instruction pointer %eip

```
for(;;){
  run next instruction
}
```

- %eip is simply incremented in most cases
- Except special instructions
  - JMP 0x1234: changes %eip to 0x1234 e.g., while loop
  - JP, JN, J[N]Z: jump if last result was positive, negative, zero, non-zero etc. This uses bits from EFLAGS register. e.g, if( x > 0) { .. }
  - CALL 0x1234: Similar to JMP, additionally saves the current instruction pointer on stack e.g., function call
  - RET: returns back to callee. Changes %eip to address in stack

# Registers in action (2)

```
02.eip.c

int exponent(int x, int y) {
   int z = x;
   while(y > 0) {
      z = z * x;
      y --;
   }
   return z;
}
gcc -m32 -S -01 02.eip.c
```

```
exponent:
 movl 4(%esp), %ecx # ecx = x
 movl 8(%esp), %eax
                          \# eax = y
                          \# edx = ecx (z = x)
 movl %ecx, %edx
                          # bitwise and eax with eax.
 testl %eax, %eax
                          # SF if eax<0. ZF if eax=0.</pre>
                          # Jump if SF or ZF (y <= 0)</pre>
 jle .L1
.L3:
 imull %ecx, %edx
                       \# z = z * x
                          # eax-- (y--). ZF if eax=0 (y=0)
 subl $1, %eax
                          # Jump back to loop if !ZF
 jne .L3
.L1:
                          \# eax = edx (return z)
 movl %edx, %eax
 ret
```

## Registers

- General purpose registers.
  - %eax, %ebx, %ecx, %edx
  - %edi: destination index, %esi: source index
- Flags register. %eflags
- Instruction pointer. %eip
- Stack registers. %ebp: base pointer, %esp: stack pointer
- Special registers.
  - Control registers %cr0, %cr2, %cr3, %cr4;
  - Segment registers %cs, %ds, %es, %fs, %gs, %ss
  - Global and local descriptor table registers %gdtr, %ldtr
- Other registers not used in xv6: 8 80-bit floating point registers, debug registers

### Stack pointers

- Stack grows downwards
- %ebp points to return address
- %esp points to top of stack

pushl %eax	subl \$4, %esp movl %eax, (%esp)
popl %eax	movl (%esp), %eax addl \$4, %esp




Figure 6-1. Stack Structure

### Calling a function

main  $\rightarrow$  foo(x, y)  $\rightarrow$  bar(z)

- main pushes foo's parameters (x, y) on the stack
- Executes CALL instruction to save return address on the stack and jump %eip to first instruction of foo
- foo reads parameters from the stack into registers, does computation on them
- foo pushes bar's parameters (z) on the stack, executes CALL instruction
- bar reads z from the stack into registers, does computation on them
- Executes RET instruction to jump %eip to return address in the function foo
- foo executes RET instruction

## Function calling in action


```
02.c
int foo(int x, int y) {
  return x + y;
}
int main() {
  return foo(41, 42);
}
```

pushl %eax	subl \$4, %esp movl %eax, (%esp)
popl %eax	movl %eax, (%esp) addl \$4, %esp

```
02.s
foo:
                          # Save caller's base pointer
 pushl %ebp
 movl %esp, %ebp
                           \# ebp = esp
 movl 8(%ebp), %eax
                           \# eax = *(ebp + 8)
 addl 12(%ebp), %eax
                           \# eax = eax + *(ebp + 12)
 popl %ebp
                           # Restore caller's base pointer
                           # change eip to return address
  retl
                                        ## -- Begin function main
 .globl _main
 .p2align 4, 0x90
_main:
                           # Save caller's base pointer
 pushl %ebp
 movl %esp, %ebp
                           \# ebp = esp
                           \# esp = esp - 24
 subl $24, %esp
 movl $0, -4(%ebp)
                           # *(ebp-4) = 0
                           \#*(esp) = 41
 movl $41, (%esp)
 movl $42, 4(%esp)
                           #*(esp+4) = 42
 calll _foo
                           # Push current eip on to stack, jump to foo
                           # esp = esp + 24 (Restore caller's esp)
 addl $24, %esp
 popl %ebp
                           # Restore caller's ebp
  retl
```

# Function calling in action: Stack

_foo:    pushl %ebp    movl %esp, %ebp    movl 8(%ebp), %eax    addl 12(%ebp), %eax    popl %ebp    retl	Save caller's base pointer ebp = esp eax = *(ebp + 8) eax = eax + *(ebp + 12) Restore caller's base pointer change eip to return address
<pre>•globl _main •p2align 4, 0x90 main:</pre>	## Begin function main
→ pushl %ebp  movl %esp, %ebp  subl \$24, %esp  movl \$0, -4(%ebp)  movl \$41, (%esp)  movl \$42, 4(%esp)  calll _foo  addl \$24, %esp  popl %ebp  retl	Save caller's base pointer ebp = esp esp = esp - 0x18 *(ebp-4)=0 *(esp) = 41 *(esp+4) = 42 Push current eip on to stack, jump to foo esp = esp + 24 (Restore caller's esp) Restore caller's ebp



### gcc calling convention

at entry to a function (i.e. just after call):

- %eip points at first instruction of function
- %esp points at return address
- %esp+4 points at first argument

#### after ret instruction:

- %eip contains return address
- %esp points at arguments pushed by caller

called function may have trashed arguments

- %eax contains return value (or trash if function is void)
- %eax, %edx, and %ecx may be trashed (caller save)
- %ebp, %ebx, %esi, %edi must contain contents from time of call (callee save)

### Instructions are in memory!

```
02.s
foo:
  pushl %ebp
  movl %esp, %ebp
       8(%ebp), %eax
 movl
       12(%ebp), %eax
  addl
       %ebp
  popl
  retl
  •globl _main
  p2align 4, 0x90
_main:
  pushl %ebp
  movl %esp, %ebp
  subl
       $24, %esp
       $0, -4(%ebp)
 movl
       $41, (%esp)
  movl
       $42, 4(%esp)
  movl
  calll _foo
       $24, %esp
  popl
       %ebp
  retl
```

```
gcc -m32 -c 02.s -o 02.o vim 02.o :%!xxd
```

### Instructions are in memory!

```
02.s
 foo:
  pushl %ebp
       %esp, %ebp
        8(%ebp), %eax
  movl
        12(%ebp), %eax
  addl
        %ebp
  popl
  retl
  •globl _main
  .p2align 4, 0x90
_main:
  pushl %ebp
        %esp, %ebp
        $24, %esp
  subl
        $0, -4(%ebp)
  movl
        $41, (%esp)
  movl
        $42, 4(%esp)
  movl
        _foo
  calll
        $24, %esp
  popl
        %ebp
  retl
```

	pushl %eip (*) movl \$0x123, %eip (*)
ret	popl %eip (*)

```
41 = 0x 00 00 00 29
42 = 0x 00 00 00 2a
Jump to (0x ff ff ff bf + 0x 41) = 0x0
```

00000000 <_foo>:		
0: 55	pushl	%ebp
1: 89 e5	movl	%esp, %ebp
3: 8b 45 0c	movl	12(%ebp), %eax
6: 8b 45 08	movl	8(%ebp), %eax
9: 8b 45 08	movl	8(%ebp), %eax
c: 03 45 0c	addl	12(%ebp), %eax
f: 5d	popl	%ebp
10: c3	retl	
00000020 <_main>:		
20: 55	pushl	%ebp
21: 89 e5	movl	%esp, %ebp
23: 83 ec 18	subl	\$24, %esp
26: c7 45 fc 00 00 00 00	movl	\$0, -4(%ebp)
2d: c7 04 24 29 00 00 00	movl	\$41, (%esp)
34: c7 44 24 04 2a 00 00 00	movl	\$42, 4(%esp)
3c: e8 bf ff ff	calll	0x0 <_foo>
41: 83 c4 18	addl	\$24, %esp
44: 5d	popl	%ebp
45: c3	retl	

gcc -m32 - c 02.s - o 02.oobjdump -d 02.o > 02.dump

<sup>\*</sup> fake instructions call saves eip of next instruction

# Compiling, linking, loading

- Preprocessor takes C source code (ASCII text), expands #include etc, produces C source code
- Compiler takes C source code (ASCII text), produces assembly program (also ASCII text) 02.main.c -> 02.main.s
- Assembler takes assembly program (ASCII text), produces .o file (binary, machine-readable!) 02.main.s -> 02.main.o
- Linker takes multiple '.o's, produces a single program image a.out (binary) 02.main.o, 02.func.o -> 02.main
- Loader loads the program image into memory at run-time and starts executing it

### Revisit concurrency

- ./threads 100000
- threads.c
- threads.s, threads.pseudo.c

Thread 1	Thread 2
Read counter = 0	
Write counter = 100	
	Read counter = 100
Read counter = 199	
<b>-</b>	
Writer counter = 300	
	Write counter = 200
	Read counter = 200

# Revisit concurrency (2)

- ./threads 10
- threads.c
- threads.s, threads.pseudo.c

Thread 1	Thread 2
Read counter = 0	
Write counter = 1	
Read counter = 1	
• • •	
Writer counter = 10	
	Read counter = 10
	Writer counter = 11
	Read counter = 11
	Writer counter = 12

## Revisit concurrency (3)

- ./threads-notv 100000
- threads-notv.c
- threads-notv.s, threads-notv.pseudo.c

Thread 1	Thread 2
Read counter = 0	
••••	
	Read counter = 0
	••••
Writer counter = 100000	
	Writer counter = 100000

## Revisit concurrency (4)

- ./threads-notv 100000 (O3)
- threads-notv.c
- threads-notv.s, threads-notv.pseudo.c

Thread 1	Thread 2
Read counter = 0	
Writer counter = 100000	
	Read counter = 100000
	Writer counter = 200000


### Memory access hierarchy: caches

- Registers are limited in size.
- Main memory is slow.
- Recently accessed data lives on on-chip caches.
- Mostly transparent to OS

Intel Core i7 Xeon 5500 at 2.4 GHz		
Memory	Access time	Size
register	1 cycle	64 bytes
L1 cache	~4 cycles	64 kilobytes
L2 cache	~10 cycles	4 megabytes
L3 cache	~40-75 cycles	8 megabytes
remote L3	~100-300 cycles	
ocal DRAM	~60 nsec	
emote DRAM	~100 nsec	

Figure A-1. Latency umbers for an Intel i7 Xeon system, based on http://software.intel.com/sites/products/collateral/hpc/vtune/performance\_analysis\_guide.pdf.

### Computer organization



Memory

Fat buses for memory and network: 10-100 GBps Thin buses for keyboard, mouse

### I/O devices

### Port-mapped IO

- Similar to reading from (writing to) memory locations
- Special instructions:
  - inb (outb) reads (writes) a byte to port
- Only 1024 ports

#### Writing a byte to line printer

```
#define DATA PORT
                     0x378
#define STATUS_PORT 0x379
#define CONTROL PORT 0x37A
#define BUSY 0x80
#define
        STROBE 0 \times 01
void
lpt_putc(char c)
  /* wait for printer to consume previous byte */
  while((inb(STATUS PORT) & BUSY) == 1);
  /* put the byte on the data lines */
  outb(DATA_PORT, c);
  /* tell the printer to look at the data */
  outb(CONTROL PORT, STROBE);
  outb(CONTROL PORT, 0);
```

### I/O devices

### Memory-mapped IO

- Regular memory access instructions
- Reads and writes are routed to appropriate device
  - Writes to VGA memory appear on the screen
- Power-on jumps %eip to 0x000F000
- Careful! Does not behave like memory!
  - Reading same location twice can change due to external events

