Input output

Polling vs interrupt, Interrupt controllers, interrupt descriptor table, interrupt handlers, Direct memory access, hard disks


Agenda

- Overview of IO devices (OSTEP Ch. 36): Polling, Interrupts, Direct memory access
- Interrupt handling (xv6 Ch. 3): interrupt controllers, interrupt descriptor table
- Hard disk drives (OSTEP Ch. 37): disk geometry, disk scheduling
- Redundant Array of Inexpensive Disks (OSTEP Ch. 38): improve capacity, throughput, fault tolerance

Overview of IO devices

OSTEP Ch. 36

Computer organization



Memory

Fat buses for memory and network: 10-100 GBps Thin buses for keyboard, mouse


Fitting into the OS


Hide device specific details in device driver

- Abstraction allows OS and applications to stay deviceneutral
- Abstraction can hurt.
 - Example: 3G/4G are inefficient for small periodic pings

Power


 > 70% of OS code is device drivers. Tend to have most number of bugs





Memory-mapped IO and Port-mapped IO

- Memory mapped:
 - Regular memory access instructions
 - Reads and writes are routed to appropriate device
 - Does not behave like memory! Reading same location twice can change due to external events
- Port mapped:
 - Special IN and OUT instructions



Canonical protocol

- Poll device until it is ready
- CPU cannot do anything else.
- Example: CPU needs to spend ~1 million instructions waiting for disk
- Ok for bootloader. It does not have anything else to do.
- Not ok for OS. It can run other processes.






Figure 36.3: A Canonical Device

Lowering CPU overheads with interrupts

- Device sends an interrupt that it is ready
- CPU runs another process in the meantime
- Better CPU utilisation
- Not a good idea if device is fast.
 - If first poll finds that the device is ready, unnecessary overhead of switching processes





More efficient data movement Direct Memory Access (DMA)

CPU	1	1	1	2	2	С	C	O	1
Disk				1	1				

CPU	1	1	1	2	2	2	2	2	1
DMA						С	С	С	
Disk				1	1				




Figure 36.3: A Canonical Device

bootmain.c

Interrupt controllers, interrupt handling

xv6 Ch. 3 "Code: interrupts"

Calculator analogy







•
$$+30 =$$
(move pointer to 50)

Interrupt

— Give me the calculator!

•
$$3*2 = 6$$

End of Interrupt

Ok, you can have it back

•
$$+50 =$$
(move pointer to 30)

•
$$+ 3.0 = (move pointer to 10)$$

•
$$+ 10 =$$
(move pointer to 20)

•
$$+20 =$$
(move pointer to 10)




Programmable interrupt controllers (PIC)

Example: Intel 8259A

- Devices connect to IR0-IR7 pins.

 Device enables its pin to raise interrupt
- INT pin connects to CPU.
- PIC sends an 8-bit "interrupt vector" to CPU via D0-D7 pins
- CPU acknowledges that it is now working on interrupt on INTA pin
- CPU acknowledges "end-of-interrupt" on INTA pin







Figure 3b. Interrupt Method

Advanced programmable interrupt controllers (APIC)

- Each CPU can have local APICs for handling *local* interrupts like timer, thermal sensor, etc.
- A separate IO APIC receives external interrupts like keyboard, mouse, disk, etc and forwards it to a particular CPU
 - Example: Route keyboard interrupts to CPU-0, disk interrupts to CPU-1



Code walkthrough

- main.c calls lapicinit, picinit, ioapicinit
- lapicinit enables timer interrupt at every 10ms. lapicw is just writing to memory location (MMIO)
- picinit just disables PIC using outb instructions (PMIO)
- ioapicinit initialises IO APIC with MMIO
- Bootloader had disabled interrupt with cli. We will not receive interrupts yet.

Interrupt enable flag

- cli: Clear interrupt flag
 - PICs are not allowed to interrupt
- sti: Set interrupt flag





Figure 3-8. EFLAGS Register

Interrupt handling in a nutshell

- OS sets up "interrupt descriptor table" (IDT)
- Points IDTR to IDT using LIDT instruction
- When interrupt occurs, jump %eip to interrupt handler, handle interrupt, tell LAPIC about end of interrupt, resume what we were doing



Interrupt descriptor table

- Interrupt descriptor table register (IDTR) points to interrupt descriptor table in memory
- OS sets up IDT and initialises IDTR using LIDT instruction
- Interrupt descriptor table has one entry for each interrupt vector (upto 2^8=256)




Figure 6-1. Relationship of the IDTR and IDT

Interrupt descriptor table (2)

- Each IDT entry is 64-bits. Contains code segment and eip
- When interrupt appears, hardware changes CS and EIP to the one pointed by IDT entry





Figure 6-3. Interrupt Procedure Call

Interrupt handling

- On an interrupt, hardware pushes old EFLAGS, CS and EIP on the stack
- Jumps CS and EIP according to IDT
- IRET instruction (similar to RET instruction) restores CS, EIP, EFLAGS, ESP
- Interrupt handler may push more registers, like eax etc. on the stack.



Code walkthrough

- vectors.pl creates 256 IDT entries. 'i'th entry write 'i' on top of the stack and jumps to 'alltraps'
- main.c calls tvinit and idtinit to setup interrupt descriptor table to populate the 256 entries and point IDTR to IDT. It calls sti to receive interrupts.
- 'alltraps' in trapasm.S runs 'pushal' to save general purpose registers. Then it calls 'trap' with the trapframe.
- 'trap' in 'trapasm.S' reads trapno saved by vectors.S to find out which interrupt occurred. It handles timer and spurious interrupts. It signals EOI to LAPIC when it is done with interrupt.
- trapasm recovers registers with popal, backs up esp above err code and trap number, executes IRET to jump back to whatever OS was doing earlier

Visualizing interrupt handling

```
eip for(;;)
      trap.c
      void
      trap(struct trapframe *tf)
        switch(tf->trapno){
        case T_IRQ0 + IRQ_TIMER:
         ticks++;
         cprintf("Tick! %d\n\0", ticks);
         lapiceoi();
```

return

```
param 1
vectors.S
                                                             %eip
.globl vector0
                                                ebp
                                                           %ebp_old
vector0:
                                                           local var 1
 pushl $0
                                                           local var 2
 pushl $0
                                                            %eflags
                                    IDT
 imp alltraps
                                                             %cs
                                                  frame
                                                             %eip
       trapasm.S
       alltraps:
                                      - - -
                                                  trap
        pushal
                                                             %eax
        pushl %esp
                                    GDT
                                                             %ecx
        call trap
        addl $4, %esp cs
                                        . . .
                                                             %edi
         popal
                                        . . .
        addl $0x8, %esp
                                                             %eip
        iret
```

Stack


esp

Hard disk drive

Ch. 37 OSTEP book


Disk geometry

- Many platters spinning on a spindle (~10,000 RPM)
- Each platter has two disk heads, one for each surface
- Disk heads are controlled by actuator
- One circle is called a track. Data is stored in sectors
- When the head is above a sector, it can read/write data



CPU-disk interface: Cylinder-head-sector (CHS) addressing

- C: cylinder number. 1024 cylinders.
- H: head number. 255 heads.
- S: sector number. 63 sectors per track.
- 512 bytes in each sector
- Example: read 40th cylinder's 26th sector using 7th head.



Example of reads

Cheetah 15K.5

Capacity 300 GB

RPM 15,000

Average Seek 4 ms

Max Transfer 125 MB/s

Platters 4

Cache 16 MB

- Seek delay (4ms)
- Rotation delay: (60*1000/15,000)/2 = 2ms
- Transfer delay
 - 125MBps = 125 bytes per us.
 - Time take to read 4KB: 4096/125~ 30us
- 4KB random read: 4ms (seek) + 2ms (rotation) + 30us (transfer) ~ 6ms





Figure 37.3: Three Tracks Plus A Head (Right: With Seek)

Random rws are ~100x slower than sequential rws!

- Random read: 4ms (seek time) + 2ms (rotation time) + 30us (transfer time) ~ 6ms
- Sequential read: 30us (transfer time)


Disk scheduling problem

- python3 disk.py -a 10,15,32,11,33,16 -G
- Given a sequence of requests, reorder requests to service them quicker



Shortest job first

Greedy algorithm to minimize average waiting time







Figure 7.2: Why FIFO Is Not That Great


Figure 7.3: SJF Simple Example

Strategy	Average waiting time		
FIFO	(100 + 110 + 120)/3 = 110		
SJF	(10 + 20 + 120)/3 = 50		

Shortest seek time first

- Closer tracks first.
- python3 disk.py -a 10,15,32,11,33,16 -p SSTF —G
- Starvation problem





Elevator analogy


- You get on, press 10
- At floor 8, P1 gets on, P1 presses 7
- At floor 7, P1 gets down, P2 gets on, P2 presses 5
- At floor 5, P2 gets down, P3 gets on, P3 presses 1


10
9
8
7
6
5
4
3
2
1

Elevator algorithm

Fix starvation


Closer tracks first but sweep end-to-end






CPU-disk interface: logical block addressing (LBA)

- CHS made addressing cumbersome. Strongly ties to disk geometry.
 - Outer tracks can have more sectors
- Disk controller abstracts out such details
 - LBA interface: read block number 293
- Close block numbers are close on disk
- OS does not know where the disk head is etc., OS will send multiple outstanding read/write requests
- Disk controller will do disk scheduling. OS will do bookkeeping on which request is complete.
- Xv6 will send one request at a time in FIFO manner. No out-of-order request bookkeeping.




Redundant array of inexpensive disks (RAID)

Ch. 38 OSTEP book



Disk problems


- Disks are slow
 - ~100MBps compared to memory ~100GBps
- Disks can fail.
 - Fail stop model
- Disks have limited capacity
 - Not true for medium scale. True for data centers.



Redundant Array of Inexpensive disks (RAID)

I think I am talking to a single disk

- Use multiple disks. Expose like a single disk
- Deployment principle: Need minimal changes to existing setup



RAID-0 striping

Capacity	N * B		
Fault tolerance	0 disk crashes		

- Assume N disks. Each disk has
 - Capacity = B
 - Sequential read/write throughput=S
 - Random read/write throughput=R

Disk 0	Disk 1	Disk 2	Disk 3
0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15

Figure 38.1: RAID-0: Simple Striping

Writing to RAID-0

- RAID controller
 - rw block X
 - Ask disk# (X%N) to rw block# [X/N]
- Sequential (random) rw become sequential (random) rw to disks
 - Throughput: NS, NR

Disk 0	Disk 1	Disk 2	Disk 3
0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15

Figure 38.1: **RAID-0: Simple Striping**

RAID-1 mirroring

Capacity	N/2 * B
Fault tolerance	Definitely tolerate 1. Tolerate upto N/2 failures

Disk 0	Disk 1	Disk 2	Disk 3
0	0	1	1
2	2	3	3
4	4	5	5
6	6	7	7

Figure 38.3: Simple RAID-1: Mirroring

Writing to RAID-1

- RAID controller
 - Write block X
 - Write to both disks
- Sequential write throughput: N/2 S
- Random write throughput: N/2 R

Disk 0	Disk 1	Disk 2	Disk 3
0	0	1	1
2	2	3	3
4	4	5	5
6	6	7	7


Figure 38.3: Simple RAID-1: Mirroring

Reading from RAID-1

- RAID controller
 - Read block X
 - Choose either of the two disk
 - Forward read
- Random read throughput: NR
- Sequential read throughput: N/2 S
 - Disk 0 still has to pass over block 2 without serving read

Disk 0	Disk 1	Disk 2	Disk 3
0	0	1	1
2	2	3	3
4	4	5	5
6	6	7	7

Figure 38.3: Simple RAID-1: Mirroring



RAID-4 parity

Parity: XOR bits

Recovery: XOR bits

•
$$a = b \oplus c \implies a \oplus c = b$$

Capacity	(N-1)* B
Fault tolerance	1

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	P0
4	5	6	7	P1
8	9	10	11	P2
12	13	14	15	P3

Figure 38.4: RAID-4 With Parity

CO	C1	C2	C 3	PO
00	10	11	10	11

Reading/Writing RAID-4

- Behaves like N-1 disk RAID-0 for reads
 - Sequential throughput: (N-1)S
 - Random throughput: (N-1)R
- Sequential write:
 - Compute $P0 = C0 \oplus C1 \oplus C2 \oplus C3$
 - 5 IO requests for 4 writes
 - Throughput = (N-1)S

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	P0
4	5	6	7	P1
8	9	10	11	P2
12	13	14	15	P3

Figure 38.5: Full-stripe Writes In RAID-4

Writing to RAID-4: Random write

- Read all blocks (4, 5, 6, 7) in stripe
- Compute parity P1
- Write 4, P1
- Total 6 IO requests for 1 write!

•
$$P1_{old} = C4_{old} \oplus C5_{old} \oplus C6_{old} \oplus C7_{old}$$

•
$$C4_{old} \oplus P1_{old} = C5_{old} \oplus C6_{old} \oplus C7_{old}$$

•
$$P1_{new} = C4_{new} \oplus C5_{old} \oplus C6_{old} \oplus C7_{old}$$

•
$$P1_{new} = C4_{new} \oplus C4_{old} \oplus P1_{old}$$

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	P0
*4	5	6	7	+P1
8	9	10	11	P2
12	*13	14	15	+P3

Figure 38.6: Example: Writes To 4, 13, And Respective Parity Blocks

Writing to RAID-4: Random write (2)

- Read 4, P1
- Compute parity $P1_{new} = C4_{new} \oplus C4_{old} \oplus P1_{old}$
- Write 4, P1
- Total 6 4 IO requests for 1 write

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	P0
*4	5	6	7	+P1
8	9	10	11	P2
12	*13	14	15	+P3

Figure 38.6: Example: Writes To 4, 13, And Respective Parity Blocks

Writing to RAID-4: Random write (3)

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	PO
4	5	6	7	P1
8	9	10	11	P2
12	13	14	15	P3

Figure 38.4: **RAID-4 With Parity**

- Random writes 2, 4, 15
- Read 2, P0, 4, P1, 15, P3
- Compute parity $P1_{new} = C4_{old} \oplus C4_{new} \oplus P1_{old}, \text{ etc.}$
- Write 2, P0, 4, P1, 15, P3
- For 3 random write requests: did 3 reads from, 3 writes to parity disk
- Random write throughput: R/2

Capacity	(N-1)* B
Fault tolerance	1
Random write bandwidth	1/2 * R

RAID-5 rotated parity

- Random writes 2, 4, 15
- Read 2, P0, 4, P1, 15, P3
- Compute parity $P1_{new} = C4_{old} \oplus C4_{new} \oplus P1_{old}, \dots$
- Write 2, P0, 4, P1, 15, P3
- One random write leads to 4 random rw requests.
 But no single parity disk bottleneck
- Random write throughput = NR/4

Disk 0	Disk 1	Disk 2	Disk 3	Disk 4
0	1	2	3	PO
5	6	7	P1	4
10	11	P2	8	9
15	P3	12	13	14
P4	16	17	18	19

Figure 38.7: RAID-5 With Rotated Parity

RAID levels

	RAID-0	RAID-1	RAID-4	RAID-5
Capacity	N*B	N/2*B	(N-1)*B	(N-1)* B
Fault tolerance	0	1. Upto N/2	1	1
Sequential rw throughput	N*S	N/2 * S	(N-1)*S	(N-1) * S
Random read throughput	N*R	N*R	(N-1)*R	N*R
Random write throughput	N*R	N/2 * R	1/2 * R	N/4 * R
Read Latency	T	T	Т	T
Sequential write latency	T	T	T	T
Random write latency	T	T	2T	2T

Buffer cache: Code walkthrough

- Disk is slow: cache disk blocks in memory
- `make fs` prepares a "file system" with two blocks. First block has "welcome.txt". Second block is zero.
- buf.h defines buffers. Each buffer has a refent to indicate how many callers have reference to the buffer. Buffers also have flags. Valid buffers have been read from the disk. Dirty buffers have been modified, but not yet written to disk.
- bio.c has a linked list of buffers. bget finds an unused buffer and increments refent.
 brelease decrements refent.
- ide.c maintains a queue of disk requests. iderw starts a disk request and waits for the buffer to be ready. idestart asks disk to raise interrupt and sends request. ideintr updates buffer flags.
- main.c prints first block and increments the value in the second block.