

Received 22 December 2023, accepted 26 January 2024, date of publication 2 February 2024, date of current version 8 February 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3361484



PERSPECTIVE

Three Decades of Low Power: From Watts to Wisdom

MUSTAFA MUNIR^{ID 1}, SALONI MODI^{ID 1}, GEFFEN COOPER¹, HUNTAE KIM^{ID 2}, AND RADU MARCULESCU^{ID 1}, (Fellow, IEEE)

¹Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX 78653, USA

²Department of Computer Science and Engineering, Sungkyunkwan University, Seoul 16419, South Korea

Corresponding author: Mustafa Munir (mmunir@utexas.edu)

This work was supported in part by the National Science Foundation Grant CCF-2107085 and Grant CNS-2007284; and in part by the Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, through Seed Funding.

ABSTRACT Low power technologies have been critical to the advancement of many fields of research including computer architecture, analog, digital, and mixed signal circuit design, semiconductor technologies, wireless technologies, networks-on-chip, distributed computing, Internet-of-Things, and machine learning on mobile devices. Many of the research advancements in each of these low power fields seem independent of the other fields, but are actually inter-related through the flow of ideas between fields of research. Many ideas used in research seem novel within one field, but in actuality they are often borrowed from other fields showing the interdisciplinary nature of research with ideas transferring from applied physics and chemistry to areas in semiconductor technologies and computer engineering. In this paper, we first examine a few significant research ideas in the area of low power technologies and then explore the interdisciplinary nature, growth, and impact of low power technologies through a network science based analysis of research publications over the past 30 years.

INDEX TERMS Graph convolutional networks, graph machine learning, Internet of Things, low power technologies, network science, semiconductor technologies, wireless technologies.

I. INTRODUCTION

Throughout the years, the importance of low power technologies has continued to grow, driven by the proliferation of mobile devices, IoT devices, and the need for energy-efficient computing systems. As technology advanced, so did the sophistication of low power design techniques, leading to the energy-efficient devices used today. Over the past three decades low power technology has shifted from a focus on embedded systems to cyber-physical systems to intelligent systems (IOT devices and Efficient Machine Learning), which are continuing to grow in the 2020s.

These advancements in low power technologies are often viewed as singular breakthroughs in the media with a lone genius ushering in a new era of technology through an unexpected discovery, but this narrative is misconstrued as the

The associate editor coordinating the review of this manuscript and approving it for publication was Derek Abbott^{ID}.

data shows the growth of fields does not come from singular researchers or papers, but instead through many research efforts working to push the needle of innovation forward [1]. Several challenges and gaps persist in our understanding of low-power technologies as well. For applications in domains like IoT and wearable devices, achieving optimal performance while minimizing trade-offs on power efficiency remains a significant challenge [2]. The task of implementing robust security measures in resource-constrained settings also merits attention from the broader research community [3]. Given that software plays a crucial role in the utility of low-power applications, optimizing software to work efficiently with low-power hardware is an imminent concern [4]. Analyzing the historical growth of this field in the context of interdisciplinary interactions can motivate directions for future growth.

Past studies have examined the growth of fields such as physics [1] and computer architecture [5] by examining key

trends in bibliometric data to discover which areas have contributed most to shaping the fields as they are today. However, there has been no significant study on the growth of low power technologies and their impacts on various adjacent fields over the past three decades. Moreover, past studies, like [5] do not examine the network-based nature of research and how innovations proliferate across and within research communities. While there have been past works creating citation networks of research papers, such as Cora [6] and CiteSeer [7], these works propose such citation networks as benchmark datasets for graph convolutional networks (GCN), not to analyze a field of research. In this analysis of low power research, we hope to shed light on how various topics have developed over the past 30 years using a network-based analysis. We create a citation network of low power research papers and use a GCN to determine the research topics of unlabeled research papers and the connections within a network of papers. While prior efforts to characterize the historic development of a field of research often rely on qualitative analyses like literature analysis and survey papers, our network-based methodology offers a novel quantitative framework for the analysis of the growth of a field and its interactions with adjacent fields over time.

Some of the early works on low power design can be traced back to the early days of integrated circuits and the development of electronic devices [8]. However, the term “low power design”, as we understand it today, gained significance with the rise of battery-operated devices and portable electronics. Some notable work on low power design includes:

- CMOS Transistor Technology: The development of complementary metal-oxide-semiconductor (CMOS) technology laid the foundation for low power design. CMOS uses very little power when no current is flowing through the transistors, making it inherently energy-efficient compared to other technologies of the time [9].
- Power Management Circuits: The development of power management circuits allowed devices to enter low power modes during idle periods. This included advancements in voltage regulators and power gating techniques [10].
- Energy-Efficient Communication Protocols: As wireless communication technologies advanced, researchers worked on developing low power communication protocols, such as Bluetooth Low Energy (BLE), Zigbee, and other IoT communication standards [11].

However, given the overlapping and evolving nature of low power research, it is hard to define the boundaries of what low power research encompasses and excludes. For example, is a paper focused on efficient semiconductor technologies low power? Is a paper working on superconducting electronics (SCE) to develop efficient replacements for complementary metal oxide semiconductor (CMOS) technologies a low power paper? Is a paper developing a machine learning model for edge devices low power? We classify such

interdisciplinary areas as low power research and extend beyond pure low power computer architecture papers.

For our analysis we start from a pool of over 68,000 low power papers published between 1990 to 2020 indexed in Web of Science (WoS). We classify these low power papers into the topic areas of: Analog and Mixed-Signal Circuits (AMSC), Semiconductor Technologies (SEMI), Computer Architecture and In-Memory Computing (CAIM), Distributed Computing and Real Time Computing (DCRT), Wireless and Internet-of-Things Technologies (WIOT), Networks-on-Chip (NOCS), Machine Learning and Artificial Intelligence (MLAI), Security (SECU), and Systems, Software, and Controls (SSCO). We also create a citation network of 5,161 low power papers using WoS, including low power papers from conferences and journals targeting low power technologies, as well as those not targeting low power technologies. Overall we used papers from 47 conferences and journals to construct our network. In the network, papers represent nodes and the citations of those papers represent edges. Once removing the disconnected nodes, we get a network of 3,294 nodes and 5,547 edges.

In this analysis of low power research we hope to shed light on how each topic area has developed over the past 30 years and predict how these areas, as well as low power research as a whole, will continue to develop in the near future. We summarize our contributions as follows:

- 1) We perform a coarse grained analysis of 68,000 low power papers and examine areas of growth and impact.
- 2) We construct a citation network using 5,161 low power papers for a more fine grained network based analysis.
- 3) We use a graph convolutional network (GCN) to perform node classification and link prediction on our proposed network in order to predict some possible future trends in low power technologies.

The remainder of this paper is organized as follows: in Section II we provide a historical perspective on some areas of growth in low power, in Section III we discuss the overall growth of low power research, in Section IV we discuss different low power research communities as well as their interactions, in Section V we perform a network based analysis on our low power citation network, in Section VI we discuss how we use graph machine learning for node classification and link prediction, as well as provide our experimental results, finally in Section VII we discuss the future of low power technologies.

II. HISTORICAL PERSPECTIVE

Low power research has seen tremendous growth over the last three decades. Low-power technologies have revolutionized the landscape of computer engineering and semiconductor technologies. The advent of low-power technologies has promoted a shift from a focus on raw performance to one that emphasizes energy and resource efficiency. This has pushed semiconductor manufacturers to develop smaller, more efficient chips, driving the industry towards smaller process nodes, higher transistor density, and overall improved

performance per watt [2]. Innovations in this field have also supported the proliferation of portable devices like smartphones, tablets, and wearables, all of which are practical for everyday use because of the longer battery life enabled by resource-efficient technology [12]. Growth in the field of low-power design has and continues to support an ever-expanding range of computing applications, facilitating the integration of technology into various sectors, from healthcare and agriculture to smart infrastructure and beyond [13].

In the areas of AMSC and SEMI, growth has long been driven by technological advancements and transistor size scaling through Dennard's Scaling and Moore's Law [14], [15]. Growth within these fields has also been driven by the need to decrease power consumption and thermal effects of very large scale integration (VLSI) circuits [16]. More recently, with the end of Moore's Law, there has been growth in beyond-CMOS technologies that offer low power and high speed such as, single flux quantum technologies, adiabatic quantum flux parametron technologies [17], [18], and spintronics [15]. There has also been growth in the research for automating the design verification process in such SCE technologies [18], [19] and automating circuit sizing optimization in AMSC [20]. Another growing research area is the exploration of neuromorphic computing, which is defined as an approach to computing where the structure and function of the computer are inspired by emulation of the human brain [21]. Oxide-based resistive random-access memories (RRAMs) and memristive threshold logic (MTL) circuits have both been used for designing low power neuromorphic architectures [22], [23].

In the area of CAIM we have seen optimizations in hardware and software [24] ranging from advancements in parallel processing and cache design to advancements allowing for modern Graphics Processing Units (GPUs) and Tensor Processing Units (TPUs) [5], [25]. CAIM has seen notable progress in leakage reduction techniques, which have a significant impact on CPU, GPU, and memory hierarchy design [26]. Approximate computing and energy recovery techniques have also emerged as methods to achieve energy-efficiency and high-performance [27], [28]. Adiabatic switching is another important low power technique that has emerged enabling the signal energies stored on circuit capacitances to be recycled instead of dissipated as heat [29].

The domains of WIOT, DCRT, and NOCS encompass a wide range of innovations, spanning from the implementation of wireless sensors in low power biological settings to solutions dedicated to providing cost-effective connectivity for low power devices distributed over large geographical areas [30], [31]. For instance, Long Range Wide Area Network (LoRaWAN) enables long-range communication between devices with low power consumption, facilitating applications in a variety of fields such as agriculture [32], transportation [33], retail [34], intelligent cities [35], medical devices [36], and consumer devices [13], [37]. Along with the variety of applications of WIOT there are also a variety




FIGURE 1. Percentage of low power papers indexed in WoS as a part of total engineering papers indexed in WoS from 1990 to 2020.

of requirements such as low data transfer rate, low power consumption, and cost-effectiveness [38]. Wireless communication protocols like Zigbee and Z-Wave are designed for low-data-rate, low-power applications and are often used in home automation systems [39]. Bluetooth Low Energy (BLE) is a wireless personal area network technology designed for short-range communications with significantly reduced power consumption compared to traditional Bluetooth, and it is also often found in home automation systems as well as wearable devices [11]. The areas of DCRT and NOCS have also grown, which can be seen through the growth in manycore systems, network-on-chip architectures, and efficient wireless technologies [40], [41], [42]. For instance, dynamic power management algorithms can help optimize energy consumption in distributed computing systems [43]. Edge devices like micro data centers or edge servers use low-power processors and storage to efficiently handle computations at the edge of the network instead of a centralized data center [44]. Growth in these areas has also greatly benefited from Moore's Law as exponential gains in computational efficiency have allowed for Internet-of-Things, distributed computing, and wireless technologies to grow rapidly [2].

The areas of SSCO and SECU have also seen significant growth that can be attributed to the rise of low power technologies. Within the SSCO domain of embedded systems, the many advancements in operating systems have enabled running real time operating systems on power constrained embedded systems [4], [45], [46]. In recent times, many works within SECU focus on resource-efficiency, enabling progress on energy-efficient security for power-constrained systems and novel data compression algorithms for wireless sensors [47], [48]. Research within SECU also focuses on the tradeoffs between security, low power, and cost in low power technologies and how security can be achieved while meeting other technological requirements [3].

One recent area of growth for low power has been MLAI. MLAI has seen explosive growth in the past decade and MLAI models can now even be deployed on mobile devices [49], [50]. Though initially mobile MLAI models were only convolutional neural network (CNN) based,




FIGURE 2. Total core and interdisciplinary low power papers per year.

recent models have used vision transformers (ViTs) [51], [52], [53], [54] and vision graph neural networks [55], [56], while others have continued to focus on CNN based models [57], [58], [59]. Beyond computer vision, mobile models for natural language processing tasks exist as well, such as MobileBERT [60]. The aforementioned algorithmic innovations in MLAI have made massive strides toward enabling low-power, mobile-friendly MLAI applications. This progress is coupled with low power technologies like NVIDIA’s Jetson Nano series and Google’s Edge TPU chips, which leverage novel hardware designs to empower the deployment of MLAI applications in resource-constrained environments [61]. Likewise, MLAI has also been leveraged to push the boundaries of low power technologies. For instance, replacing heuristic-based policies with reinforcement learning has demonstrated notable improvements in performance for cache eviction, branch prediction, and task scheduling [62], [63], [64].

III. THE GROWTH OF LOW POWER

Throughout the history of engineering, major technological breakthroughs, such as the invention of the transistor or the development of the internet, have spurred growth in many research areas. These types of advances have birthed new fields like computer architecture and spurred growth in others like wireless technologies. Low power research papers in particular have also seen this kind of growth as new technologies develop. We can see this growth in Figure 1 where the growth of the percentage of low power papers as a part of total engineering papers indexed in WoS can be seen from 1990 to about 2005 where we reach a peak of inflated expectations. We then see a trough of disillusionment coinciding with the Great Recession in the United States followed by a recovery and a flat lining of low power papers as a percentage of engineering papers.

We can also see the growth of low power papers in terms of the total papers published from 1990 to 2020 in Figure 2, with a significant growth of low power papers indexed in WoS from 1990 to 2020. We can see the growth of low power




FIGURE 3. Average citations for core and interdisciplinary low power papers for the year they were published.

papers both in what we classify as core low power papers (AMSC, SEMI, CAIM, DCRT, WIOT, and NOCS) as well as what we classify as interdisciplinary low power papers (MLAI, SECU, and SSCO). We classify MLAI, SECU, and SSCO as interdisciplinary low power research since they are fields that are less central to low power research. Despite this growth in the number of low power papers we can see the average number of citations of papers published in a given year for both core and interdisciplinary papers does not show the same growth (Figure 3). In fact we can see a decrease in the average number of citations in recent years, which can be explained by the shorter amount of time to gather citations for recent papers (post 2018). We also notice numerous spikes of average citations in particular years, which are driven by a few significant papers with very large citation counts. This offers an interesting insight that citations of low power papers are concentrated on specific impactful papers. This leads to the fact that in the years when these impactful papers are published the average citations for those years is greatly increased.

Examination of how the keywords in abstracts have changed over the past three decades provides additional insights into how the field of low power has evolved. Figure 4a-b shows word clouds of the most common words in abstracts from the 68,000 low power papers we examine in our dataset for the time periods of 1990-1992 and 2018-2020. When examining these word clouds we can see some interesting changes emerge over the three decades. In the time period from 1990-1992 papers more commonly had *device*, *circuit*, *logic*, and *optical* in their abstracts as research trends were more focused on hardware design, parallel processors, optical electronics, and introducing more transistors onto each chip. In the time period from 2018-2020 we can see *communication*, *networks*, *wireless*, *IOT*, *energy*, *neural networks*, and *algorithm* appear more often in abstracts in comparison to 1990-1992 showing their rise in importance. This shows that low power papers published now are much more heavily focused on the fields of wireless technology,




FIGURE 4. Word clouds of most common words in abstracts for our dataset of over 68,000 low power papers. a) Word cloud of most common words in abstracts for low power papers from 1990 to 1992. b) Word cloud of most common words in abstracts for low power papers from 2018 to 2020.

Internet-of-Things, and machine learning as compared to in 1990. Despite this major change, papers published in the areas of circuit design and semiconductor technologies remain important, which can be seen by the presence of *design*, *CMOS*, and *circuit* in the word cloud from 2018-2020 in Figure 4b. From the changes in the word clouds from 1990 to 2020 we can see that the growth of future low power papers is trending towards those in connected technologies (wireless and Internet-of-Things technologies), efficient artificial intelligence and algorithms, and energy-efficient computing.

IV. LOW POWER COMMUNITIES

Within research the most important metric to determine links between papers are their citations and references, which can be represented as directed edges in a graph. We can see how in Figure 5a that the dataset of over 68,000 low power papers published between 1990 to 2020 indexed in WoS has a total of 945,000 citations. Our dataset has 56,200 core low power papers and 11,800 interdisciplinary low power papers. We classified these low power papers into one of nine topic areas of: Analog and Mixed-Signal Circuits (AMSC), Semiconductor Technologies (SEMI), Computer Architecture and In-Memory Computing (CAIM), Distributed Computing and Real Time Computing (DCRT), Wireless and Internet-of-Things Technologies (WIOT), Networks-on-Chip (NOCS), Machine Learning and Artificial Intelligence (MLAI), Security (SECU), and Systems, Software, and Controls (SSCO). We can see the relations of these communities in Figure 5b and 5c, which show the connections between these communities and a broad grouping within the areas of computation, communication/networks, and software & applications.

Through the past three decades there has been consistent growth in the field of low power, but how have each of the individual communities developed? With the growth in these communities did the average impact of papers published grow in terms of average citations per paper or only in terms of the total number of papers published within the communities? To answer these questions, we examine our low power communities through the average citations of

TABLE 1. Comparison of our LPN to Cora, CiteSeer, and ER in terms of nodes, edges, and clustering coefficient (CC).

Dataset	Nodes	Edges	CC
LPN (Ours)	3294	5547	0.06
Cora	2708	5429	0.13
CiteSeer	3312	4732	0.08

papers published in that year for that community to see the average impact of papers published. We further look at the total papers published in a given community in a year to see the growth of the individual communities and their total impact. In Figure 6 we can see that in terms of average citations for papers published in a given year, papers published in the space of MLAI have had increasing citations after 2015. We can also see that papers published in SEMI and WIOT have a higher number of average citations compared to papers published in NOCS, CAIM, SSCO, SECU, AMSC, and DCRT. It is important to note that papers published in recent years are at a disadvantage as they have less time to gather citations. In Figure 7 we can see the total papers published within a given community for a given year. Through this we can see the extremely fast growth of papers published in WIOT and MLAI, the consistent growth of papers within SEMI and the relative flatlining of papers published in the fields of CAIM and AMSC, even though they are still very large communities.

V. LOW POWER NETWORK (LPN) ANALYSIS

To create the 5,161 paper low power citation network we used papers from core low power conferences and journals, as well as low power papers from conferences and journals that are not focused on low power technologies. We call our proposed network of 5,161 low power papers the Low Power Network (LPN). We compare our LPN to other benchmark citation networks, Cora [6] and CiteSeer [7], as well as to a random network created using the Erdos Renyi (ER) model [65]. Cora and CiteSeer are benchmark citation networks of computer




FIGURE 5. a) Shows the relation of the references and citations of a paper to our overall 68,000 low power papers dataset. We can see there are a total of 945,000 citations to our 68,000 low power papers. We can also see that the 68,000 low power papers can be broken into 56,200 core low power papers and 11,800 interdisciplinary low power papers. b) We classify each of the 68,000 low power papers into one of nine topic areas: Analog and Mixed-Signal Circuits (AMSC), Semiconductor Technologies (SEMI), Computer Architecture and In-Memory Computing (CAIM), Distributed Computing and Real Time Computing (DCRT), Wireless and Internet-of-Things Technologies (WIOT), Networks-on-Chip (NOCS), Machine Learning and Artificial Intelligence (MLAI), Security (SECU), and Systems, Software, and Controls (SSCO). We can see the communities of AMSC, SEMI, CAIM fall within the area of computation, the communities of DCRT, WIOT, NOCS fall within the area of communication/networks, and the communities of MLAI, SECU, and SSCO fall within the area of software & applications. c) We create a network using 5,161 papers using the references as edges and the papers as nodes. We can see our nine communities within the network as well.

science papers frequently used to compare various graph neural network architectures.

In Table 1 we can see a comparison of our LPN to Cora and CiteSeer in terms of nodes, edges and clustering

coefficient (CC). Our LPN has 3294 nodes (5161 papers with the disconnected nodes removed), 5547 edges, and a CC of 0.06 giving us the most edges, second most nodes, and the lowest CC showing that low power papers are less centralized




FIGURE 6. The average citations of papers published in a given year for the nine communities in our low power dataset.




FIGURE 7. The total number of papers published in a given year for the nine communities in our low power dataset.

and possess less papers that are “hubs” for citations (i.e., have high degrees) compared to the papers in the Cora and CiteSeer datasets. We also generated an ER random network [65] for comparison using Gephi [66] to generate a network with 3000 nodes and approximately 5000 edges in order to have a similar average degree to our LPN. The ER network was generated with a probability of edge creation of 0.0011 to get the correct proportion of nodes and edges, which lead to a CC of 0.0 (so small Gephi rounds it down to 0). A comparison of the ER network to our LPN, Cora, and CiteSeer can be seen in Table 2 as the ER network has an average degree of 1.65, similar to our LPN’s 1.69, Cora’s 2.01, and CiteSeer’s 1.42. Our LPN has a highest degree of 93 (lower than Cora or CiteSeer, but higher than the ER network), an average path length of 2.83 (lower than Cora, higher than CiteSeer, and slightly higher than the ER network), and a diameter of 11 (higher than CiteSeer and the ER network, but lower than Cora). From these network statistics we can determine that our LPN is less centralized compared to Cora or CiteSeer as its network statistics show it

TABLE 2. Comparison of our LPN to Cora, CiteSeer, and ER in terms of highest degree (HD), average path length (APL), average degree (AD), and diameter.

Dataset	HD	APL	AD	Diameter
LPN (Ours)	93	2.83	1.69	11
Cora	169	4.79	2.01	15
CiteSeer	100	1.82	1.42	8
ER	11	2.8	1.65	10

does not have as many large “hubs” for citations as Cora or CiteSeer.

To properly compare our network to Cora, CiteSeer, and a random ER network, we visualize all four networks in the open-source graph visualization and network analysis tool Gephi [66] using the Fruchtermann Reingold layout format [67] in Figure 8. Figure 8a shows Cora when it is partitioned by modularity class showing some of the natural communities that form within its network. Similarly Figure 8b shows CiteSeer partitioned by its modularity class and Figure 8c shows an ER random network partitioned by its modularity class. One noticeable attribute of the ER random network is that the partitioning of the network also appears random as there are no real communities to be formed in a random network. Figure 8d shows our LPN network partitioned by modularity class showing the interactions between the natural communities that form in our network. From these plots in Figure 8 we can visually see the natural formation of communities in a network even without providing the proper class labels to the network. We can also see that a random network does not have any natural communities form, unlike citation networks.

We also visualize our LPN when highlighting specific communities. In Figure 9, we visualize papers published in IEEE Transactions on Applied Superconductivity (IEEE TAS) as orange, papers published in the International Symposium on Low Power Electronics and Design (ISLPED) as red, papers published in the IEEE Journal of Solid-State Circuits (IEEE JSSC) as blue, and low power papers published in AAAI Conference on Artificial Intelligence, Conference on Computer Vision and Pattern Recognition (CVPR), Conference on Neural Information Processing Systems (NeurIPS), Journal of Machine Learning Research (JMLR), and Proceedings of Machine Learning Research (PMLR) as green. From these visualizations we can see low power papers tend to cluster into communities based on their topic. Specific journals like IEEE TAS also appear to be much more likely to cite and to be cited by papers published within the IEEE TAS journal as compared to papers published in ISLPED or IEEE JSSC. Low power papers published within the machine learning conferences are also much more likely to cite and be cited by papers published within those conferences and journals as compared to papers published in other venues. This makes sense as low power




FIGURE 8. a) Shows Cora when it is partitioned by modularity class and visualized using the Fruchtermann Reingold format. b) Shows CiteSeer when it is partitioned by modularity class and visualized using the Fruchtermann Reingold format. c) Shows an ER network when it is partitioned by modularity class and visualized using the Fruchtermann Reingold format. d) Shows our LPN when it is partitioned by modularity class and visualized using the Fruchtermann Reingold format.

machine learning papers are uncommon in pure machine learning conferences and journals and it is also uncommon for papers published in low power conferences to cite or be cited by papers in pure machine learning conferences and journals leading to a more closed community compared to the community that publishes low power papers in ISLPED for example. This shows that diverse low power papers in a variety of topics tend to be published in venues such as ISLPED, IEEE Transactions on VLSI, IEEE Transactions on Computers or other similar venues as opposed to specialized venues such as the machine learning conferences and journals or IEEE TAS, which tend to have less diverse low power papers as low power research is not their focus.

We also want to see the complex interactions of all nine communities within our network. In Figure 10 we visualize our network using the graph editor software, yED [68], which allows us to see natural separation and clustering

of communities within our network. For example, we can see that papers in MLAI are frequently clustered together with other MLAI papers, but SEMI papers are more often connected to papers outside of the SEMI community when compared to the MLAI community, showing the more diverse nature of low power papers within the SEMI community.

VI. LEARNING TO PREDICT

Within a research network we want to be able to determine, how different areas of research interact, but this is impossible to do without the ability to classify interdisciplinary papers into research categories. Node classification using a GCN helps alleviate this issue as it allows for labeling new research papers (unlabeled nodes) into the corresponding research areas based on their connections in the network and the words present in their abstracts, keywords, or text. Node classification is also directly useful to journal reviewers in the




FIGURE 9. Fruchterman Reingold visualization of papers published in our LPN highlighting papers published in different conferences and journals. IEEE Journal of Solid-State Circuits (IEEE JSSC) are blue, papers from MLAI conferences and journals are green, International Symposium on Low Power Electronics and Design (ISLPED) papers are red, and IEEE Transactions on Applied Superconductivity (IEEE TAS) papers are orange.




FIGURE 10. Visualization of papers published in our LPN highlighting papers published in the nine different classes in our network. AMSC papers are in light blue, SEMI papers are blue, CAIM papers are purple, DCRT papers are pink, WIOT papers are magenta, NOCS papers are red, MLAI papers are green, SECU papers are light green, SSCO papers are yellow-green.

scientific community, for example if a paper is submitted and it is unclear what research area it belongs to for assigning a reviewer, a GCN can be applied to determine the research area to which the paper belongs. We also want to be able to predict the connections between research papers, even when some of the connections are unknown. Link prediction enables this through predicting the edges (citations) between research papers, which allows us to see how different research papers interact with each other and where connections are likely to occur.

To verify the usefulness of our network in node classification and link prediction, we used a two layer GCN with ReLU activation trained for 30 epochs to perform node classification and trained for 60 epochs to perform link prediction to compare against Cora [6] and CiteSeer [7]. To create the GCN we used Deep Graph Library [69] and the GCN layer from [70]. To perform our experiments for node classification and link prediction we split the data into an 80:20 split between training and testing data. For both node classification and link prediction we used the transductive setting, meaning that training and inference occur on the same graph but the testing data labels are masked during training.

We also perform training on data from 1990-2016, then test on data from 2017 to 2020 in order to show the predictive power of GCNs on future data when only training on past data. This is useful since when a GCN is used in practice it is not being tested and trained on a random train test split, but will only have access to past data for training and then need to classify papers from after its training years.

For node classification we are classifying the class label of unlabeled nodes using a words vector of size 1873 generated from the most common words used in the abstracts of the LPN papers. The unlabeled nodes are thus classified based on their connections in the graph and the words present in their abstract. Link prediction works similarly, but instead of classifying nodes we are predicting the masked links (i.e., edges) of the already labeled nodes. In Figure 11 we can see the node classification of an example node that is classified as the WIOT with a probability of 0.85 when trained on the input citation network where the node embeddings are the bag of words vector.

In Table 3 we can see when using a two layer GCN and training for 30 epochs for node classification and 60 epochs for link prediction that our LPN provides the highest link prediction accuracy and a node classification accuracy in between Cora [6] and CiteSeer [7]. For node classification our GCN achieves an accuracy of 75.4% on our LPN, 80.4% on Cora, and 73.8% on CiteSeer showing that our network is more difficult to predict the topic area as compared to Cora, but easier than CiteSeer. This could be due to Cora's higher average degree, highest degree, and clustering coefficient making it more easy to classify papers clustered together. Interestingly in terms of link prediction, our LPN actually achieves the highest accuracy showing that determining connections from nodes is actually easiest in our LPN. This could be because our LPN has more diverse categories of papers as compared to Cora or CiteSeer. For example, it is easier to determine that an applied superconductivity paper should have a link to another applied superconductivity paper as compared to a paper in machine learning.

We also performed node classification to predict future labels (of 2016-2020) from training on past labels (1990-2015). This yielded lower accuracy achieving 74.1% as opposed to 75.4% on node classification showing that since topic areas importance change over time that training on past data is worse as compared to using a random 80:20 split for




FIGURE 11. Two layer GCN operating on citation network where the node embeddings are a bag of words vector. The output is a classification of the unlabeled node based on the probability of belonging to a given class.

TABLE 3. Node classification and link prediction accuracy on Cora, CiteSeer, and our LPN when using a two layer GCN and training for 30 epochs for node classification and 60 epochs for link prediction.

Method	LPN (Ours)	Cora	CiteSeer
NC (%)	75.4	80.4	73.8
LP (%)	91.13	85.60	81.13




FIGURE 12. Feature vectors generated by the GCN trained on our LPN dataset for node classification projected into 2D space using Principal Component Analysis.

training data. An example of why this would be worse is for the low power machine learning research papers, from 1990–2015 papers that could be classified as low power machine learning were significantly fewer as compared to from 2016–2020 leading to much less training data to learn what types of words indicate a machine learning paper.

To better understand how our GCN is able to distinguish between our nine classes, we plot the feature vectors generated by the two layer GCN trained on our LPN dataset for node classification projected into 2D space using Principal Component Analysis (PCA) in Figure 12. The plotted features are well clustered and easily separable for some classes like MLAI and WIOT, but for other classes (e.g., SEMI) it is harder to distinguish the feature vectors. The

better separated and clustered features align with our classes clustered together in Figure 10, showing the communities that have easily separable feature vectors also have more intra-community connections. We can also see that the classes that are not easily separable in Figure 12 also have more inter-community connections in Figure 10, resulting in less distinguishable clusters.

VII. THE FUTURE OF LOW POWER


Our network based analysis of low power evolution over the last 30 years highlights the dynamic and evolving nature of the low power field. Over time, many topic areas have waned in significance, while others have sprung up and lead to new sparks of creativity within the field. Low power has grown from being a field purely within computer architecture and semiconductor technologies to a field that impacts a diverse array of topics from wireless technologies, to machine learning and artificial intelligence, to distributed computing, and superconducting electronics. As computational demands continue to increase and the importance of sustainable computing continues to grow, the field of low power will continue to grow and impact our everyday lives.

REFERENCES

- [1] R. Sinatra, P. Deville, M. Szell, D. Wang, and A. L. Barabási, “A century of physics,” *Nature Phys.*, vol. 11, no. 10, pp. 791–796, 2015.
- [2] A. Al-Fuqaha, M. Guizani, M. Mohammadi, M. Aledhari, and M. Ayyash, “Internet of Things: A survey on enabling technologies, protocols, and applications,” *IEEE Commun. Surveys Tuts.*, vol. 17, no. 4, pp. 2347–2376, 4th Quart., 2015.
- [3] K. Yang, D. Blaauw, and D. Sylvester, “Hardware designs for security in ultra-low-power IoT systems: An overview and survey,” *IEEE Micro*, vol. 37, no. 6, pp. 72–89, Nov. 2017.
- [4] D. E. Mera and N. G. Santiago, “Low power software techniques for embedded systems running real time operating systems,” in *Proc. 53rd IEEE Int. Midwest Symp. Circuits Syst.*, Aug. 2010, pp. 1061–1064.
- [5] G. Upasani, M. D. Sinclair, A. Sampson, P. Ranganathan, D. Patterson, S. Shah, N. Parthasarathy, and R. Jain, “Fifty years of ISCA: A data-driven retrospective on key trends,” 2023, *arXiv:2306.03964*.

- [6] A. K. McCallum, K. Nigam, J. Rennie, and K. Seymore, "Automating the construction of internet portals with machine learning," *Inf. Retr.*, vol. 3, no. 2, pp. 127–163, Jul. 2000.
- [7] C. L. Giles, K. D. Bollacker, and S. Lawrence, "CiteSeer: An automatic citation indexing system," in *Proc. 3rd ACM Conf. Digit. Libraries*, 1998, pp. 89–98.
- [8] G. E. Moore, "Cramming more components onto integrated circuits," *Proc. IEEE*, vol. 86, no. 1, pp. 82–85, Jan. 1998.
- [9] N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design: A Systems Perspective*, Reading, MA, USA: Addison-Wesley, 1985.
- [10] M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," in *Proc. IEEE Symp. Low Power Electron.*, Jun. 1994, pp. 8–11.
- [11] E. Mackensen, M. Lai, and T. M. Wendt, "Bluetooth low energy (BLE) based wireless sensors," in *Proc. IEEE Sensors*, Oct. 2012, pp. 1–4.
- [12] M. P. McHenry and D. Doepel, "The 'low power' revolution: Rural off-grid consumer technologies and portable micropower systems in non-industrialised regions," *Renew. Energy*, vol. 78, pp. 679–684, Jun. 2015.
- [13] A. Ozadowicz, J. Grela, L. Wisniewski, and K. Smok, "Application of the Internet of Things (IoT) technology in consumer electronics—case study," in *Proc. IEEE 23rd Int. Conf. Emerg. Technol. Factory Autom. (ETFA)*, vol. 1, Sep. 2018, pp. 1037–1042.
- [14] R. H. Dennard, F. H. Gaenslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE J. Solid-State Circuits*, vol. JSSC-9, no. 5, pp. 256–268, Oct. 1974.
- [15] S. Manipatruni, D. E. Nikonov, and I. A. Young, "Beyond CMOS computing with spin and polarization," *Nature Phys.*, vol. 14, no. 4, pp. 338–343, Apr. 2018.
- [16] M. Pedram and S. Nazarian, "Thermal modeling, analysis, and management in VLSI circuits: Principles and methods," *Proc. IEEE*, vol. 94, no. 8, pp. 1487–1501, Aug. 2006.
- [17] A. I. Braginski, "Superconductor electronics: Status and outlook," *J. Supercond. Novel Magnetism*, vol. 32, no. 1, pp. 23–44, Jan. 2019.
- [18] J. Huang, R. Fu, X. Ye, and D. Fan, "A survey on superconducting computing technology: Circuits, architectures and design tools," *CCF Trans. High Perform. Comput.*, vol. 4, no. 1, pp. 1–22, Mar. 2022.
- [19] A. Fayyazi, M. Munir, A. Gopikanna, S. Nazarian, and M. Pedram, "A logic verification framework for SFQ and AQFP superconducting circuits," *IEEE Trans. Appl. Supercond.*, vol. 31, no. 9, pp. 1–11, Dec. 2021.
- [20] M. Fayyazi, Z. Colter, E. Afshari, and R. Dreslinski, "Applications of artificial intelligence on the modeling and optimization for analog and mixed-signal circuits: A review," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 6, pp. 2418–2431, Jun. 2021.
- [21] C. D. Schuman, S. R. Kulkarni, M. Parsa, J. P. Mitchell, P. Date, and B. Kay, "Opportunities for neuromorphic computing algorithms and applications," *Nature Comput. Sci.*, vol. 2, no. 1, pp. 10–19, Jan. 2022.
- [22] A. K. Maan, D. A. Jayadevi, and A. P. James, "A survey of memristive threshold logic circuits," *IEEE Trans. Neural Netw. Learn. Syst.*, vol. 28, no. 8, pp. 1734–1746, Aug. 2017.
- [23] X. Hong, D. J. Loy, P. A. Dananjaya, F. Tan, C. Ng, and W. Lew, "Oxide-based RRAM materials for neuromorphic computing," *J. Mater. Sci.*, vol. 53, no. 12, pp. 8720–8746, Jun. 2018.
- [24] G. De Michell and R. K. Gupta, "Hardware/software co-design," *Proc. IEEE*, vol. 85, no. 3, pp. 349–365, Feb. 1997.
- [25] N. P. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," in *Proc. 44th Annu. Int. Symp. Comput. Archit.*, 2017, pp. 1–12.
- [26] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," *Proc. IEEE*, vol. 91, no. 2, pp. 305–327, Feb. 2003.
- [27] H. Jiang, F. J. H. Santiago, H. Mo, L. Liu, and J. Han, "Approximate arithmetic circuits: A survey, characterization, and recent applications," *Proc. IEEE*, vol. 108, no. 12, pp. 2108–2135, Dec. 2020.
- [28] N. Tzartzanis and W. C. Athas, "Energy recovery for the design of high-speed, low-power static RAMs," in *Proc. Int. Symp. Low Power Electron. Design*, 1996, pp. 55–60.
- [29] W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis, and E. Y.-C. Chou, "Low-power digital systems based on adiabatic-switching principles," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 2, no. 4, pp. 398–407, Dec. 1994.
- [30] S. Movassaghi, M. Abolhasan, J. Lipman, D. Smith, and A. Jamalipour, "Wireless body area networks: A survey," *IEEE Commun. Surveys Tuts.*, vol. 16, no. 3, pp. 1658–1686, 3rd Quart., 2014.
- [31] U. Raza, P. Kulkarni, and M. Sooriyabandara, "Low power wide area networks: An overview," *IEEE Commun. Surveys Tuts.*, vol. 19, no. 2, pp. 855–873, 2nd Quart., 2017.
- [32] M. Ayaz, M. Ammad-Uddin, Z. Sharif, A. Mansour, and E. M. Aggoune, "Internet-of-Things (IoT)-based smart agriculture: Toward making the fields talk," *IEEE Access*, vol. 7, pp. 129551–129583, 2019.
- [33] M. Babar and F. Arif, "Real-time data processing scheme using big data analytics in Internet of Things based smart transportation environment," *J. Ambient Intell. Humanized Comput.*, vol. 10, no. 10, pp. 4167–4177, Oct. 2019.
- [34] S. Kumar, P. Tiwari, and M. Zymbler, "Internet of Things is a revolutionary approach for future technology enhancement: A review," *J. Big Data*, vol. 6, no. 1, pp. 1–21, Dec. 2019.
- [35] K. Liu, Y. Bi, and D. Liu, "Internet of Things based acquisition system of industrial intelligent bar code for smart city applications," *Comput. Commun.*, vol. 150, pp. 325–333, Jan. 2020.
- [36] F. Al-Turjman, M. H. Nawaz, and U. D. Ulusar, "Intelligence in the Internet of Medical Things era: A systematic review of current and future trends," *Comput. Commun.*, vol. 150, pp. 644–660, Jan. 2020.
- [37] J. Wang, M. K. Lim, C. Wang, and M.-L. Tseng, "The evolution of the Internet of Things (IoT) over the past 20 years," *Comput. Ind. Eng.*, vol. 155, May 2021, Art. no. 107174.
- [38] O. M. K. Al-Dulaimi, M. K. H. Al-Dulaimi, and A. M. K. Al-Dulaimi, "Analysis of low power wireless technologies used in the Internet of Things (IoT)," in *Proc. 2nd Int. Conf. Comput. Mach. Intell. (ICMI)*, Jul. 2022, pp. 1–6.
- [39] S. J. Danbatta and A. Varol, "Comparison of ZigBee, Z-wave, Wi-Fi, and Bluetooth wireless technologies used in home automation," in *Proc. IEEE Int. Symp. Digit. Forensics Security*, Feb. 2019, pp. 1–5.
- [40] R. G. Kim, J. R. Doppa, P. P. Pandey, D. Marculescu, and R. Marculescu, "Machine learning and manycore systems design: A serendipitous symbiosis," *Computer*, vol. 51, no. 7, pp. 66–77, Jul. 2018.
- [41] K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-power network-on-chip for high-performance SoC design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 2, pp. 148–160, Feb. 2006.
- [42] A. Ganguly, K. Chang, S. Deb, P. P. Pandey, B. Belzer, and C. Teuscher, "Scalable hybrid wireless network-on-chip architectures for multicore systems," *IEEE Trans. Comput.*, vol. 60, no. 10, pp. 1485–1502, Oct. 2011.
- [43] E. Niewiadomska-Szynkiewicz, A. Sikora, P. Arabas, M. Kamola, M. Mincer, and J. Kołodziej, "Dynamic power management in energy-aware computer networks and data intensive computing systems," *Future Gener. Comput. Syst.*, vol. 37, pp. 284–296, Jul. 2014.
- [44] R. Singh and S. S. Gill, "Edge AI: A survey," *Internet Things Cyber-Phys. Syst.*, vol. 3, pp. 71–92, Mar. 2023.
- [45] H. Chintar, Y. Li, M. Khalgui, A. Koubaa, Z. Li, and F. Jarray, "Multi-agent adaptive architecture for flexible distributed real-time systems," *IEEE Access*, vol. 6, pp. 23152–23171, 2018.
- [46] C. Sabri, L. Kriaa, and S. L. Azzouz, "Comparison of IoT constrained devices operating systems: A survey," in *Proc. IEEE/ACS 14th Int. Conf. Comput. Syst. Appl. (AICCSA)*, Oct. 2017, pp. 369–375.
- [47] N. R. Potlapally, S. Ravi, A. Raghunathan, and N. K. Jha, "A study of the energy consumption characteristics of cryptographic algorithms and security protocols," *IEEE Trans. Mobile Comput.*, vol. 5, no. 2, pp. 128–143, Feb. 2006.
- [48] F. Chen, A. P. Chandrakasan, and V. M. Stojanovic, "Design and analysis of a hardware-efficient compressed sensing architecture for data compression in wireless sensors," *IEEE J. Solid-State Circuits*, vol. 47, no. 3, pp. 744–756, Mar. 2012.
- [49] A. G. Howard, M. Zhu, B. Chen, D. Kalenichenko, W. Wang, T. Weyand, M. Andreetto, and H. Adam, "MobileNets: Efficient convolutional neural networks for mobile vision applications," 2017, *arXiv:1704.04861*.
- [50] M. Sandler, A. Howard, M. Zhu, A. Zhmoginov, and L.-C. Chen, "MobileNetV2: Inverted residuals and linear bottlenecks," in *Proc. IEEE/CVF Conf. Comput. Vis. Pattern Recognit.*, Jun. 2018, pp. 4510–4520.
- [51] A. Dosovitskiy et al., "An image is worth 16×16 words: Transformers for image recognition at scale," 2020, *arXiv:2010.11929*.

- [52] S. Mehta and M. Rastegari, "MobileViT: Light-weight, general-purpose, and mobile-friendly vision transformer," 2021, *arXiv:2110.02178*.
- [53] S. Mehta and M. Rastegari, "Separable self-attention for mobile vision transformers," 2022, *arXiv:2206.02680*.
- [54] Y. Li, G. Yuan, Y. Wen, J. Hu, G. Evangelidis, S. Tulyakov, Y. Wang, and J. Ren, "EfficientFormer: Vision transformers at MobileNet speed," 2022, *arXiv:2206.01191*.
- [55] K. Han, Y. Wang, J. Guo, Y. Tang, and E. Wu, "Vision GNN: An image is worth graph of nodes," in *Proc. Adv. Neural Inf. Process. Syst. (NIPS)*, Dec. 2022, pp. 8291–8303.
- [56] M. Munir, W. Avery, and R. Marculescu, "MobileViG: Graph-based sparse attention for mobile vision applications," in *Proc. IEEE/CVF Conf. Comput. Vis. Pattern Recognit. Workshops (CVPRW)*, Jun. 2023, pp. 2210–2218.
- [57] P. K. A. Vasu, J. Gabriel, J. Zhu, O. Tuzel, and A. Ranjan, "MobileOne: An improved one millisecond mobile backbone," in *Proc. IEEE/CVF Conf. Comput. Vis. Pattern Recognit. (CVPR)*, Jun. 2023, pp. 7907–7917.
- [58] J. Chen, S.-H. Kao, H. He, W. Zhuo, S. Wen, C.-H. Lee, and S.-H.-G. Chan, "Run, don't walk: Chasing higher FLOPS for faster neural networks," in *Proc. IEEE/CVF Conf. Comput. Vis. Pattern Recognit. (CVPR)*, Jun. 2023, pp. 12021–12031.
- [59] R.-Y. Ju, T.-Y. Lin, J.-H. Jian, and J.-S. Chiang, "Efficient convolutional neural networks on raspberry Pi for image classification," *J. Real-Time Image Process.*, vol. 20, no. 2, p. 21, Apr. 2023.
- [60] Z. Sun, H. Yu, X. Song, R. Liu, Y. Yang, and D. Zhou, "MobileBERT: A compact task-agnostic BERT for resource-limited devices," 2020, *arXiv:2004.02984*.
- [61] Y. Sun and A. M. Kist, "Deep learning on edge TPUs," 2021, *arXiv:2108.13732*.
- [62] S. Alabed, "RLCache: Automated cache management using reinforcement learning," 2019, *arXiv:1909.13839*.
- [63] A. Zouzias, K. Kalaitzidis, and B. Grot, "Branch prediction as a reinforcement learning problem: Why, how and case studies," 2021, *arXiv:2106.13429*.
- [64] C. Zhou, W. Wu, H. He, P. Yang, F. Lyu, N. Cheng, and X. Shen, "Deep reinforcement learning for delay-oriented IoT task scheduling in SAGIN," *IEEE Trans. Wireless Commun.*, vol. 20, no. 2, pp. 911–925, Feb. 2021.
- [65] P. Erdős and A. Rényi, "On the evolution of random graphs," *Publ. Math. Inst. Hung. Acad. Sci.*, vol. 5, no. 1, pp. 17–60, 1960.
- [66] M. Bastian, S. Heymann, and M. Jacomy, "Gephi: An open source software for exploring and manipulating networks," in *Proc. Int. AAAI Conf. Web Social Media*, Mar. 2009, vol. 3, no. 1, pp. 361–362.
- [67] T. M. J. Fruchterman and E. M. Reingold, "Graph drawing by force-directed placement," *Softw., Pract. Exper.*, vol. 21, no. 11, pp. 1129–1164, 1991.
- [68] Yed, yWorks GmbH, Tübingen, Germany.
- [69] M. Wang, D. Zheng, Z. Ye, Q. Gan, M. Li, X. Song, J. Zhou, C. Ma, L. Yu, Y. Gai, T. Xiao, T. He, G. Karypis, J. Li, and Z. Zhang, "Deep graph library: A graph-centric, highly-performant package for graph neural networks," 2019, *arXiv:1909.01315*.
- [70] T. N. Kipf and M. Welling, "Semi-supervised classification with graph convolutional networks," 2016, *arXiv:1609.02907*.



SALONI MODI is currently pursuing the B.S. degree in computer science with The University of Texas at Austin, Austin, TX, USA.

Her current research interests include hardware-software co-design and the intersection of machine learning and systems.



GEFFEN COOPER received the B.S. degree in computer engineering from the University of California at Santa Barbara, Santa Barbara, CA, USA, in 2022. He is currently pursuing the Ph.D. degree in electrical and computer engineering with The University of Texas at Austin, Austin, TX, USA.

His current research interests include efficient domain adaptation and online continual learning.



HUNTAE KIM is currently pursuing the B.S. degree in computer science and engineering with Sungkyunkwan University, Seoul, South Korea.

From 2022 to 2023, he participated with the Academic Exchange Program, The University of Texas at Austin, Austin, TX, USA. His current research interests include federated learning, knowledge distillation, and artificial intelligence.



RADU MARCULESCU (Fellow, IEEE) received the Ph.D. degree in electrical engineering from the University of Southern California, in 1998. From 2000 to 2019, he was a Professor with the Electrical and Computer Engineering Department, Carnegie Mellon University. He is currently a Professor and the Laura Jennings Turner Chair of Engineering with the Department of Electrical and Computer Engineering, The University of Texas at Austin. His current research interests include methods and tools for modeling, analysis, and optimization of embedded systems, cyber-physical systems, social networks, and the Internet of Things.



MUSTAFA MUNIR received the B.S. degree in electrical engineering from the University of Missouri, Columbia, MO, USA, in 2018, and the M.S. degree in computer engineering from the Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA, in 2020. He is currently pursuing the Ph.D. degree in electrical and computer engineering with The University of Texas at Austin, Austin, TX, USA.

From 2021 to 2022, he was a System-on-Chip Design Engineer with Intel Corporation. His current research interests include efficient machine learning, computer vision, and edge AI.