

Bibliography

1. AIZERMAN, M. A., GUSEV, L. A., ROZONOER, L. I., SMIRNOVA, I. M. and TAL', A. A., Finite Automata, 1. *Avtomatika i Telemekhanika*, Vol. 21, No. 2, 1960.
2. AIZERMAN, M. A. et al., Finite Automata, 2. *Avtomatika i Telemekhanika*, Vol. 21, No. 3, 1960.
3. AIZERMAN, M. A. et al., Methods of realization of a finite automaton whose rhythm is determined by variation of the input state, *Avtomatika i Telemekhanika*, Vol. 21, No. 12, 1960.
4. AIZERMAN, M. A. et al., Algorithmic unsolvability of the recognition problem relating to representation of recursive events in finite automata, *Avtomatika i Telemekhanika*, Vol. 22, No. 6, 1961.
5. AUFENKAMP, D. D., Analysis of sequential machines, II. *Matematika* (a periodic collection of translations of foreign articles) 3:6, 1959.
6. AUFENKAMP, D. D. and HOHN, F. E., Analysis of sequential machines, I. *Matematika* (a periodic collection of translations of foreign articles) 3:3, 1959.
7. AUFENKAMP, D. D., HOHN, F. E. and SECHU, S., Theory of nets, *Matematika* (a periodic collection of translations of foreign articles) 3:3, 1959.
8. BAZILEVSKY, Yu. Ya., Problems of the theory of temporal logical functions, *Voprosy Teorii Matemat. Machin* (a collection), No. 1, Fizmatgiz Press, 1958.
9. BAZILEVSKY, Yu. Ya., Some transformations of finite automata. Theory and Application of Discrete Automatic Systems (a collection), Ya. Z. Tsypkina (ed.), Acad. Sci. Press, Moscow, 1960.
10. BAZILEVSKY, Yu. Ya., Solution of temporal logical equations by the reduction method. A Collection of Works of the Conference on the Theory and Application of Discrete Automatic Systems, Acad. Sci. Press, Moscow, 1960.
11. BERKELEY, E., Symbolic Logic and Intelligent Machines, Reinhold Publishers, N. Y., 1959; Berkeley Enterprises, Inc., Newtonville, Mass., 1959.

12. BERENDS, T. K. and TAL', A. A., Pneumatic relay schemes, *Avtomatika i Telemekhanika*, Vol. 20, No. 11, 1959.
13. BLOCH, A. Sh., Synthesis of multistage circuits, *Sbornik Trudov Instituta Mashinovedeniya i Avtomatizatsii AN BSSR*, No. 1, 1961.
14. BLOCH, A. Sh., A canonical method for the synthesis of electronic circuits. *Sbornik Trudov Instituta Mashinovedeniya i Avtomatizatsii AN BSSR*, No. 1, 1961.
15. BLOCH, A. Sh., The synthesis of relay contact circuits, *Doklady Akad. Nauk SSSR*, Vol. 117, No. 4, 1957.
16. BLOCH, A. Sh., Problems solvable by sequential machines, *Problemy Kibernetiki* (a collection), No. 3, Fizmatgiz Press, Moscow, 1960.
17. BLOCH, A. Sh., A canonical method for the synthesis of contact circuits, *Avtomatika i Telemekhanika*, Vol. 22, No. 6, 1961.
18. WANG HAO and McNAUGHTON, R., *Axiomatic Systems in Set Theory*, IL, Moscow, 1963.
19. VAVILOV, E. N., and OSINSKY, L. M., A method for the structural synthesis of finite automata, *Avtomatika*, No. 2, 1963.
20. GAVRILOV, M. A., The present state of the art and fundamental trends in the development of the theory of relay circuits, *Papers on the All-Union Conference on the Theory of Relay Devices*, (a collection), Acad. Sci. Press, Moscow, 1957.
21. GAVRILOV, M. A., *The Theory of Relay Contact Circuits*, Acad. Sci. Press, Moscow-Leningrad, 1950.
22. GAVRILOV, M. A., The structural theory of relay devices (a lecture). *VZEI*, part 1, 1959; part 2, 1960; part 3, 1961. *VZEI Press*.
23. GAVRILOV, M. A., Minimization of Boolean functions characterizing relay networks, *Avtomatika i Telemekhanika*, Vol. 20, No. 9, 1959.
24. HILBERT, D., and ACKERMANN, W., *Principles of Mathematical Logic*, Chelsea Publishing Co., N. Y.
25. GINSBURG, S., The length of the shortest experiment determining the terminal states of a machine, *Kiberneticheskiy Sbornik* No. 3, IL, Moscow, 1961.
26. GLEBSKY, Yu. V., Coding with the aid of automata with a finite internal memory, *Problemy Kibernetiki* (a collection), No. 7, Fizmatgiz Press, Moscow, 1962.
27. GLUSHKOV, V. M., Abstract theory of automata, *Uspekhi Matem. Nauk*, Vol. 16, No. 5 (10), 1961; Vol. 17, No. 2 (104), 1962.

28. GLUSHKOV, V. M., Some synthesis problems of digital automata, *Zh. Vychislit. Matemat. i Matem. Fiz.*, Vol. 1, No. 3, May-June, 1961.
29. GLUSHKOV, V. M., Abstract automata and splitting of the free semigroups, *Doklady Akad. Nauk SSSR*, Vol. 136, No. 4, 1961.
30. GOODSTEIN, R. L., *Mathematical Logic*, A collection, edited and prefaced by S. A. Yanovskaya, IL, Moscow, 1961.
31. DAVIS, M. D., A note on universal Turing machines, *Automata (a collection)*, edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see also: Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
32. ZHURAVLEV, Yu. I., Various concepts of the minimality of disjunctive normal forms, *Sibirsky Matem. Zh.*, Vol. 1, No. 4, November-December, 1960.
33. ZHURAVLEV, Yu. I., Separability of subsets of the vertices of an n -dimensional unit cube, *Trudy Matem. In-ta im. V. A. Steklova*, Vol. 51, Acad. Sci. Press, 1958.
34. ZAVOLOKINA, Z. I., *Magnetic Elements in Digital Computers*, Gosenergoizdat Press, Moscow-Leningrad, 1958.
35. ZAKREVSKIY, A. D., Minimization of structural formulas of multistage circuits, *Trudy Sibirskogo Fiziko-Tekhnicheskogo In-ta pri Tomskom Gos. Universitete im. Kuybysheva*, No. 40, 1961.
36. ZAKREVSKIY, A. D., The synthesis of sequential automata, *Trudy Sibirskogo Fiziko-Tekhnicheskogo Instituta* No. 40, 1961.
37. KAZAKOV, V. D., and KUZNETSOV, O. P., List of foreign works on the theory of relay action devices and finite automata for the year 1958, *Avtomatika i Telemekhanika*, Vol. 21, No. 9, 1960; List of Soviet works on the theory of relay circuits and finite automata for the year 1959, *Avtomatika i Telemekhanika*, Vol. 22, No. 2, 1961; Vol. 24, No. 5, 1963.
38. KOL'MAN, E., The significance of symbolic logic, *Studies in Logic. A collection* edited by E. Kol'man et al., Acad. Sci. Press, Moscow, 1959.
39. CULBERTSON, J. T., Some uneconomical robots, *Automata. A collection* edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see also Culbertson, J. T., *Minds of Robots*, U. of Illinois Press, Urbana, Ill., 1963; also: Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
40. KARATSUBA, A. A., Solution of a problem of the theory of finite automata, *Uspekhi Matem. Nauk.*, Vol. 15, No. 3, 1960.

41. KLEENE, S. C., Representation of events in nerve nets and finite automata, *Automata*. A collection edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see also: Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
42. KLEENE, S. C., *Introduction to Metamathematics*, D. Van Nostrand Publishers, N. Y., 1952.
43. KOBRINSKY, N. E., and TRAKHTENBROT, B. A., The construction of a general theory of logical networks. *Studies in Logic*. A collection edited by E. Kol'man et al., Acad. Sci. Press, Moscow, 1959.
44. KOBRINSKY, N. E., and TRAKHTENBROT, B. A., *Introduction to the theory of Finite Automata*, Fizmatgiz Press, Moscow, 1961.
45. CALDWELL, S., *Logical Synthesis of Relay Devices*, IL, Moscow, 1961; see Caldwell, S. H., *Switching Circuits and Logical Design*, John Wiley & Sons, N. Y., 1958.
46. COPE, I. M., ELGOT, C. C., and WRIGHT, J. B., Realization of events in logical nets, *Kiberneticheskiy Sbornik*, No. 3, IL, Moscow, 1961.
47. KUDRYAVTSEV, V. B., Completeness theorem for one class of loop-free automata, *Doklady Akad. Nauk SSSR*, Vol. 132, No. 2, 1960.
48. KUDRYAVTSEV, V. B., Problems of completeness relating to systems of automata, *Doklady Akad. Nauk SSSR*, Vol. 130, No. 6, 1960.
49. KAZAREV, V. G., and PIYL', E. I., A method for the synthesis of finite automata, *Avtomatika i Telemekhanika*, Vol. 22, No. 9, 1961.
50. LAZAREV, V. G., A method for determination of the number of relays necessary for the construction of relay circuits from given operation conditions, *Problemy Peredachi Informatsii*, No. 1, Acad. Sci. Press, 1959.
51. LAZAREV, V. G., Determination of the minimal number of intermediate relays in the synthesis of multistage circuits, *Sbornik rabot po provodnoy svyazi*, No. 5, Acad. Sci. Press, 1956.
52. LAZAREV, V. G. and PIYL', E. I., Reduction of the number of states in one class of finite automata, *Doklady Akad. Nauk SSSR*, Vol. 143, No. 5, 1962.
53. LETICHEVSKY, A. A., Synthesis of finite automata, *Doklady Akad. Nauk Ukr SSR*, Vol. 11, No. 2, 1961.
54. LETICHEVSKY, A. A., Conditions of completeness for finite automata, *Zh. Vychislit. Matemat. i Matem. Fiz.*, Vol. 1, No. 4, 1961.

55. LUNTS, A. G., Application of matrix Boolean algebra to the analysis and synthesis of relay contact circuits, *Doklady Akad. Nauk SSSR*, Vol. 70, No. 3, 1950.
56. LUPANOV, O. B., Asymptotic evaluation of the number of graphs and networks with n edges, *Problemy Kibernetiki* (a collection), No. 4, Fizmatgiz Press, Moscow, 1960.
57. LUPANOV, O. B., A method for circuit synthesis, *Izvestiya Vuzov, Radiofizika*, No. 1, 1958.
58. LUPANOV, O. B., The possibilities of synthesis of circuits from arbitrary elements, *Trudy Matem. Instituta im. V. A. Steklova*, Vol. 51, Acad. Sci. Press, 1958.
59. LUPANOV, O. B., The possibilities of synthesis of circuits from diverse elements, *Doklady Akad. Nauk SSSR*, Vol. 103, No. 4, 1955.
60. LUPANOV, O. B., Realization of the algebra of logic functions by finite class formulas (by formulas of bounded depth on the basis of $\&$, \vee , $-$), *Problemy Kibernetiki* (a collection), No. 6, 1961.
61. LUPANOV, O. B., The principle of local coding and realization of functions of certain classes by circuits of functional elements, *Doklady Akad. Nauk SSSR*, Vol. 140, No. 2, 1961.
62. McCULLOCH, W. S., and PITTS, W., A logical calculus of the ideas related to nervous activity, *Automata. A collection* edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see also: Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
63. MCCARTHY, J., The inversion of functions defined by Turing machines, *Automata. A collection* edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see also: Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
64. MARKOV, A. A., The algorithm theory, *Trudy Matem. Instituta im. V. A. Steklova*, Vol. 42, 1954.
65. MARKOV, A. A., Mathematical logic and computer mathematics, *Vestnik AN SSSR*, No. 8, 1957.
66. MARTYNYUK, V. V., Relationship between the memory and certain potentialities of a finite automaton, *Problemy Kibernetiki* (a collection), No. 5, Fizmatgiz Press, Moscow, 1961.
67. MEDVEDEV, Yu. T., A class of events representable in a finite automaton, *Supplement to Automata. A collection* edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.

68. MEKLER, Ya. I., Simplification of the algebraic synthesis of relay circuits, *Avtomatika i Telemekhanika*, Vol. 19, No. 12, 1958.
69. MINSKIY, M. L., Some universal elements for finite automata, Supplement to *Automata*. A collection edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
70. MOISIL, G. C., Algebraic theory of the operation of real relay contact circuits, *Papers on the All-Union Conference on the Theory of Relay Devices* (a collection), Acad. Sci. Press, 1957.
71. MOISIL, G. C., and IOANIN, G., Synthesis of relay contact circuits for given operation conditions of the executive elements, *Zh. Chistoy i Priklad. Matemat.*, Akad. RNR, Vol. 1, No. 2, 1956.
72. MOORE, E. F., Gedanken-experiments on sequential machines, *Automata*. A collection edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
73. NEUMANN (von) J., Probabilistic logics and the synthesis of reliable organisms from unreliable components, *Automata*. A collection edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see Shannon, C. E. and J. McCarthy, *Automata Studies*, Princeton University Press, Princeton, N. J., 1956.
74. NECHIPORUK, E. I., The synthesis of *R*-circuits, *Doklady Akad. Nauk SSSR*, Vol. 137, No. 5, 1961.
75. NOVIKOV, P. S., *Elements of Mathematical Logic*, Fizmatgiz Press, Moscow, 1959.
76. OSTIANU, V. M., and TOMFEL'D, Yu. L., One application of mathematical logic, *Uch. Zapiski Kishinevskogo Gos. Un-ta*, Vol. 29, 1957.
77. PETER, R., *Recursive Functions*, Pergamon Press, N. Y.
78. POVAROV, G. N., The logical synthesis of electronic computer and control circuits. *Studies in Logic*, edited by E. Kol'man et al., Acad. Sci. Press, 1959.
79. POVAROV, G. N., The symmetry of Boolean functions, *Trudy Vsesoyuznogo Matematicheskogo s'yezda*, Vol. 4 (a brief summary of the papers), Acad. Sci. Press, 1959.
80. POVAROV, G. N., Functional separability of Boolean functions, *Doklady Akad. Nauk SSSR*, Vol. 94, No. 5, 1954.
81. POVAROV, G. N., The study of symmetrical Boolean functions from the viewpoint of relay contact circuits, *Doklady Akad. Nauk SSSR*, Vol. 104, No. 2, 1955.

82. POVAROV, G. N., The structural theory of communication networks, *Problemy Peredachi Informatsii* (a collection), No. 1, Acad. Sci. Press, 1959.
83. PARKHOMENKO, P. P., Block analyzer of relay circuits, *Tekhnicheskiye Sredstva Avtomatizatsii i Telemekhaniki* (a collection), No. 14, Moscow, 1961.
84. POPOVICH, K., Minimal disjunctive form of Boolean functions, *Papers on the All-Union Conference on the Theory of Relay Devices* (a collection), Acad. Sci. Press, 1957.
85. POSPELOV, D. A., *Arithmetical and Logical Principles of Digital Computers*, Part I: Arithmetical and logical principles of digital computers; Part II: Algebra of logic functions, the synthesis and analysis of circuits having time-independent operation, MEI Press, Moscow, 1960.
86. *Use of Logic in Science and Technology*. A collection edited by P. V. Tavanets et al., Acad. Sci. Press, 1960.
87. ROGINSKIY, V. N., *Elements of the Structural Synthesis of Relay Control Circuits*, Acad. Sci. Press, 1959.
88. ROGINSKIY, V. N., Equivalent transformations of relay circuits, *Sbornik nauchnykh rabot po provodnoy svyazi*, No. 6, 1957.
89. ROGINSKIY, V. N., A graphical method for the construction of contact circuits, *Elektrosvyaz'*, No. 11, 1957.
90. RANI, J. N., Sequential functions, *Kiberneticheskiy Sbornik*, No. 3, IL, Moscow, 1961.
91. A collection of articles on mathematical logic and its application to certain problems of cybernetics, *Trudy Matem. Instituta im. V. A. Steklova*, Vol. 51, Acad. Sci. Press, 1958.
92. SKORNYAKOV, L. A., A class of automata (neutral nets) *Problemy Kibernetiki* (a collection), No. 4, Fizmatgiz Press, Moscow, 1960.
93. SOKOLOV, O. B., The construction of functionally stable automata, Summary of 1960 scientific conference of the Kazan' State University, Kazan', 1960.
94. SORKIN, Yu. I., Algorithmic solvability of the isomorphism problem in relation to automata, *Doklady Akad. Nauk SSSR*, Vol. 137, No. 4, 1961.
95. STOJNIY, A. A., The synthesis of an abstract automaton from the event representable by it, *Zh. Vychislit. Matemat. i Matem. Fiz.*, Vol. 1, No. 3, 1961.
96. TARSKI, A., *Introduction to Logic and to the Methodology of Deductive Sciences*, 2nd ed. rev. 1946; 3rd ed. Oxford University Press.
97. TRAKHTENBROT, B. A., *Algorithms and Mechanical Solution of Problems*, Fizmatgiz Press, Moscow, 1957.

98. TRAKHTENBROT, B. A., Operators realizable in logic nets, Doklady Akad. Nauk SSSR, Vol. 112, No. 6, 1957.
99. TRAKHTENBROT, B. A., The synthesis of logical nets whose operators are described by means of one-place predicate calculus, Doklady Akad. Nauk SSSR, Vol. 118, No. 4, 1958.
100. TRAKHTENBROT, B. A., Asymptotic estimate of the complexity of logical nets with a memory, Doklady Akad. Nauk SSSR, Vol. 127, No. 2, 1959.
101. TRAKHTENBROT, B. A., Some constructions in one-place predicate logic, Doklady Akad. Nauk SSSR, Vol. 138, No. 2, 1961.
102. TRAKHTENBROT, B. A., Finite automata and one-place predicate logic, Doklady Akad. Nauk SSSR, Vol. 140, No. 2, 1961.
103. USPENSKIY, B. A., Lectures on Computable Functions, Fizmatgiz Press, Moscow, 1960.
104. FEL'DBAUM, A. A., Computers in Automatic Systems, Fizmatgiz Press, Moscow, 1959.
105. KHARKEVICH, A. D., Commutational circuits and their logic. Studies in Logic (a collection), Acad. Sci. Press, 1959.
106. TSEYTIN, G. S., Algorithmic operators in constructive metric spaces, Trudy Matem. In-ta im. V. A. Steklova, Vol. 67, 1962.
107. TSETLIN, M. L., Imprimitive circuits, Problemy Kibernetiki (a collection), No. 1, Fizmatgiz, 1958.
108. TSETLIN, M. L., Some problems relating to the behavior of finite automata, Doklady Akad. Nauk SSSR, Vol. 139, No. 4, 1961.
109. CHURCH, A., Introduction to Mathematical Logic, Princeton University Press, Princeton, N. J., 1956.
110. SHANNON, C. E., A universal Turing machine with two internal states, Automata. A collection edited by C. E. Shannon and J. McCarthy, IL, Moscow, 1956; see Shannon, C. E. and J. McCarthy, Automata Studies, Princeton University Press, Princeton, N. J., 1956.
111. SHESTAKOV, V. I., An algebraic method for the analysis of autonomous systems of two-position relays, Avtomatika i Telemekhanika, Vol. 15, No. 2, 1954; Vol. 15, No. 4, 1954.
112. SHESTAKOV, V. I., Vectorial-algebraic method for the analysis and synthesis of multistage relay circuits, Trudy III Vsesoyuznogo Matematicheskogo s'yezda, Vol. 1, 1956.
113. SHREYDER, Yu. A., The problem of dynamic planning and automata, Problemy Kibernetiki (a collection), No. 5, Fizmatgiz Press, Moscow, 1961.

114. ASHBY, W. R., Introduction to Cybernetics, John Wiley and Sons, N. Y., 1956.
115. YABLONSKIY, S. V., Functional constructions in many-valued logics, Trudy III Vsesoyuznogo Matematicheskogo S'yezda, Vol. 2, Acad. Sci. Press, 1956.
116. YABLONSKIY, S. V., On boundary logics, Doklady Akad. Nauk SSSR, Vol. 118, No. 4, 1958.
117. YABLONSKIY, S. V., Algorithmic difficulties in the synthesis of minimal contact circuits, Problemy Kibernetiki (a collection), No. 2, Fizmatgiz Press, Moscow, 1959.
118. YANOVSKAYA, S. A., Some features of mathematical logic and its relation to technical applications. Use of Logic in Science and Technology (a collection), Acad. Sci. Press, 1960.
119. YANOVSKAYA, S. A., Mathematical logic and the foundations of mathematics. Mathematics in USSR over 40 Years (1917-1957) [a collection], Vol. 1, Fizmatgiz Press, Moscow, 1959.
120. ABHYANKAR, S., Minimal "sum of products of sum" expression of Boolean functions, IRE Trans., Vol. EC-7, No. 4, 1958.
121. ABHYANKAR, S., Absolute minimal expressions of Boolean functions, IRE Trans., Vol. EC-8, No. 1, 1959.
122. ARANT, G. W., A time-sequential tabular analysis of flip-flop logical operation, IRE Trans., Vol. EC-6, June, 1957.
123. ARBIB, M., Turing machines, finite automata and neural nets, J. Assoc. Comp. Machines, Vol. 8, No. 4, 1961.
124. ARDEN, D., Delayed logic and finite state machines. Symposium on Switching Circuit Theory and Logical Design, AIEE, Detroit, Michigan, October, 1961.
125. AUFENKAMP, D. D., and HOHN, F. E., Oriented graphs and sequential machines, Bell Laboratories Reports, 30, 1954.
126. BALDA, M., Classification of automata, Automatizace, Vol. 4, No. 2, 1961.
127. BEATSON, T. J., Minimization of components in electronic switching circuits, Communication and Electronics, No. 4, July, 1958.
128. BELLMAN, R., Sequential machines ambiguity and dynamic programming, J. Assoc. Comp. Machines, Vol. 7, No. 1, 1960.
129. BELLMAN, R., Adaptive control processes. A guided tour. Princeton, New Jersey, 1961.
130. BELLMAN, R., HOLLAND, J., and KALABA, R., On an application of dynamic programming to the synthesis of logical systems, J. Assoc. Comp. Machines, Vol. 6, No. 4, 1959.
131. BIANCHII, R., and FREIMAN, C., On internal variable assignment for sequential switching circuits, IRE Trans., Vol. EC-10, No. 1, March, 1961.

132. BÜCHI, J. R., Weak second-order arithmetic and finite automata, *Zeitschrift für Mathematische Logik und Grundlagen der Math.*, Vol. 6, No. 1, 1960.
133. BÜCHI, J. R., ELGOT, C. C., and WRIGHT, J. B., The non-existence of certain algorithms of finite automata theory (Abstracts). *Notices Amer. Math. Soc.*, Vol. 5, 1958.
134. BURKS, A. W., and WANG, H., The logic of automata, parts I-II, *J. Assoc. Comp. Machines*, Vol. 4, 1957.
135. BURKS, A. W., The logic of fixed and growing automata, *Intern. Symp. on the Theory of Switching*, Vol. 29, part 1, 1959.
136. CADDEN, W. J., Equivalent sequential circuits, *IRE Trans.*, Vol. CT-6, No. 1, 1959.
137. CHURCH, A., Application of recursive arithmetic in the theory of computers and automata, *Lecture Notes*, Summer Conference, University of Michigan, June, 1958.
138. CHU, J. T., Some methods for simplifying switching circuits using don't care conditions, *J. Assoc. Comp. Machines*, Vol. 8, No. 4, 1961.
139. CULBERTSON, J. T., Robots and automata; a short history. Parts I-II. *Computers and Automation*, Vol. 6, No. 3-4, 1957.
140. CULBERTSON, J. T., *Mathematics and logic for digital devices*, Princeton Univ. Press, Princeton, N. J., 1958.
141. ČULIK, K., Some notes on finite-state languages and events represented by finite automata using labelled graphs, *Casopis pro pěst. Mat.*, Vol. 86, No. 1, 1961.
142. DAVIS, M. D., *Computability and Unsolvability*, N. Y., 1957.
143. ELGOT, C. C., Decision problems of finite automata design and related arithmetics, *Trans. Amer. Math. Soc.*, Vol. 98, No. 4, 1961.
144. ELGOT, C. C., *Lectures on switching and automata theory*. The University of Michigan Research Institute, Technical Report, January, 1959.
145. ELGOT, C. C., and RUTLEDGE, J. D., Operations on finite automata. *Symposium on Switching Circuit Theory and Logical Design*, AIEE, Detroit, Michigan, October, 1961.
146. ELSPAS, B., The theory of autonomous linear sequential networks, *IRE Trans.*, Vol. CT-6, No. 1, 1959.
147. FITCH, F. B., Representation of sequential circuit in combinatory logic, *Philosophy*, Vol. 25, No. 4, October, 1958.
148. GEORGE, F. H., Behaviour network systems for finite automata. *Methodos*, Vol. 9, No. 35-37, 1957.
149. GILL, A., *Introduction to the Theory of Finite-State Machines*, McGraw-Hill Book Co., N. Y., 1962.

150. GILL, A., Comparison of finite-state models, IRE Trans., Vol. CT-7, No. 2, June, 1960.
151. GILL, A., State-indentification experiments in finite automata, Information and Control, Vol. 4, No. 23, Sept., 1961.
152. GILL, A., Cascaded finite state machines, IRE Trans., Vol. EC-10, No. 3, Sept., 1961.
153. GINSBURG, S., Compatibility of states of input independent machines, J. Assoc. Comp. Machines, Vol. 8, No. 3, July, 1961.
154. GINSBURG, S., On the reduction of superfluous states in a sequential machine, J. Assoc. Comp. Machines, Vol. 6, April, 1959.
155. GINSBURG, S., Connective properties preserved in minimal state machines, J. Assoc. Comp. Machines, Vol. 7, No. 4, 1960.
156. GINSBURG, S., A technique for the reduction of a given machine to a minimal state machine, IRE Trans., EC-8, No. 3, 1959.
157. GINSBURG, S., Sets of tapes accepted by different types of automata, J. Assoc. Comp. Machines, Vol. 8, No. 1, January, 1961.
158. GINSBURG, S., Some remarks on abstract machines, Trans. Amer. Math. Soc., Vol. 96, No. 3, 1960.
159. HAKIMI, S. L., On realizability of a set of trees, IRE Trans., Vol. CT-8, No. 1, March, 1961.
160. HARING, D. R., The sequential transmission expression for flow-graphs, MIT Electronics Systems Laboratory Technical Memorandum, No. 7848-T-14-3, November, 1960.
161. HARRIS, B., An algorithm for determining minimal representation of a logic function, IRE Trans., EC-6, No. 2, 1957.
162. HIBBARD, T. N., Least upper bound on minimal terminal state experiments for two classes of sequential machines, J. Assoc. Comp. Machines, Vol. 8, No. 4, October, 1961.
163. HIGONNET, R. A., and GREY, R. A., Logical Design of Electrical Circuits, McGraw-Hill Book Co., N. Y., 1958.
164. HILTON, A. M., Logic and switching circuits, Electric Manufacturing, April, 1960.
165. HOFFMAN, A. J., and SINGLETON, R. P., On Moore graphs with diameter 2 & 3, IBM Journ. of Research and Develop., Vol. 4, No. 5, 1960.
166. HOHN, F. E., Some mathematical aspects of switching, Amer. Mathem. Monthly, Vol. 62, 1955.
167. HOHN, F. E., Applied Boolean Algebra. An Elementary Introduction, McMillan Publ., N. Y., 1960.
168. HOLBROOK, E. L. Pneumatic logic. I-II. Control Engineering, Vol. 8, No. 7-8, 1961.

169. HOLLAND, L., Cycles and automata behaviour. Preliminary report. Session on Advanced Theory of Logical Design of Digital Computers, Univ. of Michigan, June, 1958.
170. HUFFMAN, D. A., The synthesis of sequential switching circuits, *Journ. Franklin Inst.*, Vol. 257, No. 3-4, 1954.
171. HUFFMAN, D. A., The design and use of hazard-free switching networks, *J. Assoc. Comp. Machines*, Vol. 4, January, 1957.
172. HUFFMAN, D. A., Sequential transducer. *Papers Buyer's Guide*, IRE Trans., Vol. CT-6, No. 1, March, 1959.
173. HUMPHREY, W. S., *Switching Circuits with Computer Applications*, John Wiley and Sons, N. Y., 1958.
174. HUZINO, S., On some sequential machines and experiments, *Mem. Fac. Sci. Kyusyu University*, Vol. A12, No. 2, 1958.
175. HUZINO, S., Reduction theorems on sequential machines, *Mem. Fac. Sci. Kyusyu Univ.*, Vol. A12, No. 2, 1958.
176. HUZINO, S., On the existence of Scheffer stroke class in the sequential machines, *Mem. Fac. Sci. Kyusyu Univ.*, Vol. A13, No. 2, 1959.
177. HUZINO, S., Theory of finite automata, *Mem. Fac. Sci. Kyusyu Univ.*, Vol. A16, No. 2, 1962.
178. HUZINO, S., Turing transformation and strong computability of Turing computers, *Mem. Fac. Sci. Kyusyu Univ.*, Vol. A13, No. 2, 1959.
179. HUZINO, S., On some sequential equations, *Mem. Fac. Sci. Kyusyu Univ.*, Vol. A14, No. 1, 1960.
180. KARNAUGH, M., The map method for synthesis of combinatorial logic circuits, *AIEE Trans.*, Vol. 72, 1953.
181. KELLER, H. B., Finite automata; pattern recognition and perceptrons, *J. Assoc. Comp. Machines*, Vol. 8, No. 1, 1961.
182. LEE, C. I., Automata and finite automata. *Bell Syst. Techn. Journal*, Vol. 39, No. 5, 1960.
183. LEE, C. I., Categorizing automata by *W*-machine programs, *J. Assoc. Comp. Machines*, Vol. 8, No. 3, 1961.
184. LOW, P. R., and MALEY, G. A., Flow table logic, *Proc. IRE*, Vol. 49, No. 1, 1961.
185. McCLUSKEY, E. J., Minimization of Boolean functions, *Bell. Syst. Techn. Journ.*, Vol. 35, 1956.
186. McCLUSKEY, E. J., Minimal sums for Boolean functions having many unspecified fundamental products, *Communication and Electronics*, No. 63, November, 1962.
187. McNAUGHTON, R. F., and YAMADA, H., Regular expressions and state graphs for automata, *IRE Trans.*, Vol. EC-9, No. 1, 1960.

188. McNAUGHTON, R. F., The theory of automata, a survey. *Advances in Computers*, Vol. 2, ed. by Franz L. Alt, 1962.
189. MAYEDA, W., Synthesis of switching functions by linear graph theory, *IBM Journ. of Research and Develop.*, Vol. 4, No. 3, 1960.
190. MEALY, G. H., A method of synthesizing sequential circuits, *Bell. Syst. Techn. Journ.*, Vol. 34, Sept., 1955.
191. MEZEI, J. E., Minimal characterizing experiments for finite memory automata, *IRE Trans.*, Vol. EC-10, No. 2, June, 1961.
192. MLEZIVA, M., The theory of finite automata (neutral nets), *Rokvoky matematiky, fysiky a astronomie*, Vol. 5, No. 6, 1960.
193. MOISIL, G. C., Mathematical logic and modern technology, *Acad. RPR, Inst. de Stud. Romino-Sovietia*, 1960.
194. MOISIL, G. C., Rapport sur le developpement dans la R. P. R. de la théorie des mécanismes automatiques, *Analele Universității C. I. Păhon, București, Seria Acta Logica*, No. 1, 1959.
195. MOISIL, G. C., Behavior of a multistage system with an ideal relay, *Acad. RPR, Bucharest*, 1960.
196. MOORE, E. F., A simplified universal Turing machine, *Proc. Assoc. Comp. Mach.*, 1953.
197. MOTT, T. H., Jr., An algorithm for determining minimal normal forms of an incomplete truth function, *Commun. and Electronics*, No. 3, March, 1961.
198. MULLER, D. E., and BARTKY, W. S., A theory of asynchronous circuits, *Intern. Symp. on the Theory of Switching. Part I. The Annals of the Comp. Lab. Harvard Univers.*, Vol. 29, 1959.
199. MYHILL, J., Finite automata and the representation of events, *WADC Technical Report*, No. 57-624, 1957.
200. MYHILL, J., Linear bounded automata, *U. S. Govt. Research Reports*, Vol. 35, March 10, 1961.
201. NASLIN, P., Introduction à l'étude des automatismes à séquences. 1-e partie, Les fonctions logiques et les circuits combinatoires, *Automatisme*, Vol. 3, No. 1, 1958.
202. NASLIN, P., Circuits à relais et automatismes à séquences, *Dunod, Paris*, 1958.
203. NASLIN, P., A note on the simplification of Boolean functions, *Process Control and Automation*, Vol. 8, No. 6, 1961.
204. NEDELCU, M., Teoria algebrica a schemelor cu functionare discreta, *Automatica și electronica*, Vol. 4, No. 6, 1960.
205. NERODE, A., Linear automaton transformations, *Proc. Amer. Math. Society*, Vol. 9, 1958.
206. NETHERWOOD, D. B., Minimal sequential machines, *IRE Trans.*, Vol. EC-8, No. 3, 1959.

207. NEUMANN, J. von, The general and logical theory of automata. In coll.: Cerebral Mechanisms in Behaviour, N. Y., 1951.
208. OTT, G., and FEINSTEIN, N. H., Design of sequential machines from their regular expressions, J. Assoc. Comp. Machines, Vol. 8, No. 4, 1961.
209. PAULL, M. C., and UNGER, S. H., Minimizing the number of states in completely specified sequential switching functions, IRE Trans., Vol. EC-8, No. 3, 1959.
210. PERCUS, J. K., Matrix analysis of oriented graphs with irreducible feedback loops, IRE Trans., Vol. CT-2, 1956.
211. PFEIFER, J. E., Symbolic logic, Scientific American, Vol. 183, No. 6, 1950.
212. PHISTER, M., Jr., Logical Design of Digital Computers, John Wiley & Sons, N. Y., 1959.
213. PUTNAM, H., Decidability and essential undecidability, Journ. Symb. Logic, Vol. 22, 1957.
214. QUINE, W. V., Way to simplify truth functions, Amer. Math. Monthly, Vol. 62, 1955.
215. RIEGER, O teorii neuronovych siti, Aplikace Matematiky, Vol. 3, No. 4, 1958.
216. ROTH, J. P., Minimization of nonsingular Boolean trees, IBM Journ. of Research and Develop., Vol. 3, No. 4, 1959.
217. ROTH, J. P., Minimization over Boolean trees, IBM Journ. of Research and Develop., Vol. 4, No. 5, 1960.
218. ROTH, J. P., Algebraic topological methods for the synthesis of switching systems, I. Trans. Amer. Math. Soc., Vol. 88, July, 1958.
219. RUBINOFF, M., Remarks on the design of sequential circuits, International Symp. on the Theory of Switching, Part II. Annals of the Comp. Lab. Harvard University, Vol. 30, 1959.
220. SCHUBERT, E. J., Matrix algebra of sequential logic, Communic. and Electronics, Vol. 46, No. 1, 1960.
221. SCHUBERT, E. J., Simultaneous logical equations, Communic. and Electronics, Vol. 46, No. 1, 1960.
222. SCHUBERT, E. J., Symmetric switching functions, Communic. and Electronics, Vol. 46, No. 1, 1960.
223. SCHÜTZENBERGER, M. P., A remark on finite transducers, Information and Control, Vol. 4, No. 2-3, 1961.
224. SCHÜTZENBERGER, M. P., On the definition of a family of automata, Information and Control, Vol. 4, No. 2-3, 1961.
225. SECHU, S., On electric circuits and switching circuits, IRE Trans., Vol. CT-3, 1956; Vol. CT-4, No. 3, 1957.

226. SECHU, S., Mathematical models for sequential machines, IRE Convent. Record, Vol. 7, part 2, 1959.
227. SECHU, S., MILLER, R. E., and METZE, G., Transition matrices of sequential machines, IRE Trans., Vol. CT-6, No. 1, 1959.
228. SEMON, W., Matrix methods in the theory of switching, International Symposium on the Theory of Switching, Part. II. Annals Comp. Lab. Harvard Univ., Vol. 30, 1959.
229. SHANNON, C. E., Von Neumann's contributions to automata theory, Bull. Amer. Math. Soc., Vol. 64, part 2, 1958.
230. SHANNON, C. E., Computers and automata, Proc. IRE, Vol. 43, 1953.
231. SHANNON, C. E., A symbolic analysis of relay and switching circuits, Trans. AIEE, Vol. 57, 1938.
232. SIMON, J. M., A note on the memory aspect of sequence transducers, IRE Trans., Vol. CT-6, No. 1, 1959.
233. SIMON, J. M., Some aspects of the network analysis of sequence transducers, Journ. Franklin Inst., Vol. 65, June, 1958.
234. SRINIVASAN, C. F., and NARASIMHAN, R., On the synthesis of finite sequential machines, Proc. Indian Acad. Sci., Vol. A50, No. 1, 1959.
235. SRINIVASAN, C. V., State diagram of linear sequential machines, Journ. Franklin Inst., Vol. 273, 1962.
236. SUCHESTON, L., Note on mixing sequences of events, Acta Mathematica, Acad. Sci. Hung., Vol. 11, fasc. 3-4, 1960.
237. SUTO, S., and WATANABE, T., The theory of analysis of sequential time switching circuits, Journ. Inst. Electr. Communic. Engrs. (Japan), Vol. 42, No. 6, 1959.
238. TANG, D. T., Analysis and synthesis techniques of oriented communications nets, IRE Trans., Vol. CT-8, No. 1, 1961.
239. TURING, A. M., On computable numbers with an application to the entscheidungsproblem, Proc. London Math. Soc., Vol. 42, 1936-1937. With a correction, Vol. 43, 1947.
240. UNGER, S. H., Hazards and delays in asynchronous sequential switching circuits, IRE Trans., Vol. CT-6, No. 1, 1959.
241. URBANO, R. H., and MUELLER, R. K., A topological method for the determination of minimal forms of Boolean functions, IRE Trans., Vol. EC-5, No. 3, 1956.
242. WALD, A., Sequential Analysis, John Wiley & Sons, N. Y., 1947.
243. WANG, HAO, Circuit synthesis by solving sequential Boolean equations, Zeitschrift für Mathematische Logik und Grundlagen der Math., Vol. 5, 1959.

- 244. WANG, HAO, A variant to Turing's theory of computing machines, *J. Assoc. Comp. Machines*, Vol. 4, Jan., 1961.
- 245. WATANABE, S., Five-symbol 8-state and 5-symbol 6-state universal Turing machines, *Ibid.*, Vol. 8, No. 4, 1961.
- 246. WATANABE, S., On a minimum universal Turing machine, MCB Report, Tokyo, 1960.
- 247. WHITESITT, J. E., *Boolean Algebra and Its Applications*, Addison-Wesley Pub. Co. Inc., Reading, Mass., 1961.

SUPPLEMENT TO BIBLIOGRAPHY

- 248. AIZERMAN, M. A. et al., Transformation of rhythm in sequential machines and the synthesis of relay circuits, *Avtomatika i Telemekhanika*, Vol. 23, No. 11, 1962.
- 249. BELYAKIN, N. V., A class of Turing machines, *Doklady Akad. Nauk SSSR*, Vol. 148, No. 1, 1963.
- 250. BERGE, C., *Theory of Graphs and Its Applications*, John Wiley & Sons, N. Y., 1962.
- 251. BURKS, A., and WRIGHT, J., The theory of logical nets, *Kiberneticheskiy Sbornik*, No. 4, IL, Moscow, 1962.
- 252. GLUSHKOV, V. M., *The Synthesis of Digital Automata*, Fizmatgiz Press, Moscow, 1962.
- 253. FOZMIDIADI, V. A., and CHERNYAVSKY, V. S., The ordering of the set of automata, *Voprosy Teorii Matem. Machin* (a collection), No. 2, 1962.
- 254. KORPELEVICH, G. M., The relationship between the concepts of solvability and enumerability in regard to finite automata, *Doklady Akad. Nauk SSSR*, Vol. 149, No. 5, 1963.
- 255. LEVENSHTEIN, V. I., The inversion of finite automata, *Doklady Akad. Nauk SSSR*, Vol. 147, No. 6, 1962.
- 256. LETICHEVSKIY, A. A., Completeness conditions in the class of Moore's automata, *Materialy nauchnykh seminarov po teoret. i prikl. voprosam kibernetiki*, Vol. 1, No. 2, 1963.
- 257. LUNTS, A. G., Finite p -adic automata, *Doklady Akad. Nauk SSSR*, Vol. 150, No. 4, 1963.
- 258. MOISIL, G. C., *Algebraic Theory of Automatic Mechanisms*, Pergamon Press, N. Y., 1964.
- 259. RABIN, M. O., and SCOTT, D., Finite automata and problems to be solved, *Kiberneticheskiy Sbornik*, No. 4, IL, Moscow, 1962.
- 260. SIVINSKI, E., The synthesis of multistage systems with delay elements, *Archiwum automatyki i Telemekhaniki*, Vol. 7, Issue 1-2, 1962.

261. SPIVAK, M. A., A new algorithm for the abstract synthesis of automata, *Materialy nauchnykh seminarov po teoret. i prikl. voprosam kibernetiki*, Vol. 1, No. 3, 1963.
262. SHEPHERDSON, J. C., Reduction of bilateral automata to unilateral automata, *Kiberneticheskiy Sbornik*, No. 4, IL, Moscow, 1962.
263. YANOV, Yu. I., Identical transformations of regular expressions, *Doklady Akad. Nauk SSSR*, Vol. 147, No. 2, 1962.
264. ARTHUR, M. E., Geometric mapping of switching functions, *IRE Trans.*, Vol. EC-10, No. 4, December, 1961.
265. BAR-HILLEL, J., and SHAMIR, E., Finite-stage languages: formal representations and adequacy problems, *Bull. Res. Concil Israel*, Vol. 8F, 1960.
266. BEATTY, J., and MILLER, R. E., Some theorems for incompletely specified sequential machines with application to state minimization. *Switching Circuits Theory and Logical Design (Proc. of the Third Annual AIEE Symposium)*, September, 1962.
267. BRZOZOWSKI, J. A., and McCLUSKEY, E. J., Signal flow graph techniques for sequential circuit state diagrams, *U. S. Government Research Reports*, Vol. 37, May 20, 1962.
268. BURKS, A. W., and WRIGHT, J. B., Sequence generators, graphs and formal languages, *Inform. and Control*, Vol. 5, No. 3, September, 1962.
269. ELGOT, C. C., and RUTLEDGE, J. D., Machine properties preserved under state minimization. *Switching Circuits Theory and Logical Design (Proc. of the Third Annual AIEE Symposium)*, September, 1962.
270. GINSBURG, S., and ROSE, G. F., A comparison of the work done by generalized sequential machines and Turing machines, *Trans. Amer. Math. Soc.*, Vol. 103, No. 3, 1962.
271. GRZEGORCZYK, A., *Outline of Mathematical Logic*, Warsaw, 1961.
272. HARTMANIS, J., Maximal autonomous clocks of sequential machines, *IRE Trans.*, Vol. EC-11, No. 1, 1962.
273. HARTMANIS, J., Loop-free structure of sequential machines, *Information and Control*, Vol. 5, No. 1, March, 1962.
274. HARTMANIS, J., The equivalence of sequential machine models, *IEEE Trans.*, Vol. EC-12, No. 1, February, 1963.
275. HARTMANIS, J., and STEARNS, R. E., Some dangers in state reduction of sequential machines, *Information and Control*, Vol. 5, No. 3, September, 1962.
276. JAMADA, H., Disjunctively linear logic nets, *IRE Trans.*, Vol. EC-11, No. 5, October, 1962.

277. KAUTZ, W. H., Some unsolved problems in switching theory. Switching Circuits Theory and Logical Design, conference paper, Detroit, October, 1962.
278. McCLUSKEY, E. J., Jr., Minimum state sequential circuits for a restricted class of incompletely specified flow tables, Bell Syst. Tech. J., Vol. 41, No. 6, November, 1962.
279. NARASIMHAN, R., Minimizing incompletely specified sequential switching functions, IRE Trans., Vol. EC-10, No. 3, September, 1961.
280. NEMITZ, W., and REEVES, R., A mathematical theory of switching circuits, Mathematical Magazine, Vol. 33, No. 1, 1959.
281. SHEPHERDSON, J. C., and STURGIS, H. E., Computability of recursive functions, J. Assoc. Comp. Machines, Vol. 10, No. 2, April, 1963.
282. WEEG, G. P., Finite automata and connection matrices, Communications of the ACM, Vol. 3, No. 7, 1960.
283. WEEG, G. P., and KATELEY, J., Some properties of strongly connected machines, Communications of the ACM, Vol. 3, No. 7, 1960.
284. ZEMANEK, H., Sequentielle asynchrone logik, Elektronische Rechenanlagen, Vol. 4, No. 6, 1962.