Computer Architecture Project Phase One

Team #10

| Name | Section | BN |
|-----------------|---------|----|
| Khaled Galal | 1 | 17 |
| Muhamed Ayman | 2 | 11 |
| Yousif Gamal | 2 | 36 |
| Youssef Mohamed | 2 | 37 |

OP Codes

2-Operands Operations

 $IR_{15->12}$

0010AND

0011OR

1010 Xnor

1011CMP

0100ADD

0101ADC

1100SUB

1101SBC

0 1 1 0 MOV

1-Operand Operations

IR_{15->6}

000000001 INC

000000010DEC

000000011CLR

000000100INV

000000101LSR

000000110ROR

000000111RRC

000001000ASR

0000001001LSL

0000001010ROL

0000001011RLC

Branching Operations

 $IR_{15->8}$

11111000BR

11111001BEQ

11111010BNE

11111011BLO

11111100BLS

11111101BHI

1111110 BHS

No Operand Operations

IR_{15->0}

1110000000000000NOP

1110000000000001HLT

Grouping

| Next Address Field | G1 | G2 | G3 |
|-----------------------|------------------|---------------|-----------------|
| | 2 bits | 3 bits | 3 bits |
| | ALU | | |
| 6 bits | 0 0 Add | 000 no action | 0 0 0 No Action |
| | 0 1 INC | 0 0 1 PCout | 0 0 1 PCin |
| | 1 0 DEC | 0 10 MDRout | 0 1 0 IRin |
| | 1 1 Alu Activate | 0 1 1 Zout | 0 1 1 Zin |
| | | 100 Rsrc-out | 100 Rsrc-in |
| | | 101 Rdst-out | 101 Rdst-in |
| | | 110 Sourceout | |
| | | 111 IR-Addout | |

| G4 | G5 | G6 | G7 |
|---------------|---------------|---------------|------------------------------|
| 2 bits | 2 bits | 2 bits | 3 bits |
| 0 0 No Action | 0 0 No Action | 0 0 No Action | 0 0 0 No Action |
| 0 1 MARin | 0 1 Yin | 0 1 READ | 0 0 1 Wide Branch |
| 10 MDRin | 1 0 Source-in | 10 WRITE | 0 1 0 Branch_Check |
| | | | 0 1 1 Check in/direct Source |
| | | | 100 Check in/direct Dest |
| | | | 101 Dest_Branch |
| | | | 110 Check if dest register |
| | | | direct |
| | | | |

Control store

| 000000 | 000001 | PCout,MARin,RD,INC,Zin |
|--------|---------|--|
| 000001 | 000010 | Zout,PCin |
| 000010 | 000011 | MDRout,IRin |
| 000011 | Xxxxxx | WideBranch |
| 000100 | 000101/ | Branch_check,Pcout,Yin |
| | 000000 | |
| | (based | |
| | on | |
| | check) | |
| 000110 | 000111 | AddresFieldOfIR-out,ADD,Zin |
| 000111 | 000000 | Zout,PCin |
| 001000 | 010110 | RSout, Source-in(reg direct)//jump to dst branch |
| 001001 | 010101 | RSout,MARin,RD(reg in direct) |
| 001010 | 001011 | RSout, MARin, RD, INC, Zin (auto inc) |
| 001011 | 010011 | Zout,RSin//jump to check in/direct |
| 001100 | 001101 | RSout, DEC, Zin//(auto dec) |
| 001101 | 010011 | Zout,RSin,MARin,RD//jump to check in/direct |
| 001110 | 001111 | PCout,MARin,RD,INC,Zin(indexed) |
| 001111 | 010000 | Zout,PCin |
| 010000 | 010001 | MDRout,Yin |
| 010001 | 010010 | RSout,ADD,Zin |
| 010010 | 010011 | Zout,MARin,RD//jump to check in/direct |
| | | |
| | | |

| 010011 | 010100 | CheckDirect/InDirect(m7tageeeeeen)DDdd |
|--------|--------|--|
| 010011 | 010100 | [Next add Field] ₀ <- [Next add Field] ₀ 'OR' [IR] ₉ |
| 010100 | 010101 | MDRout,MARin,RD |
| 010101 | 010110 | MDRout, Source-in (go branch for dst) |
| 010110 | 01xxxx | BranchOnDist |
| 010111 | 100100 | RDSTout,MDRin(reg Direct) |
| 011000 | 100100 | RDStout,MARin,RD(reg in direct) |
| 011001 | 011010 | RDStout,MARin,RD,INC,Zin(Auto Inc) |
| 011010 | 100010 | RDStin,zout//jump to check direct/indirect |
| 011011 | 011100 | RDStout,DEC,Zin(auto dec) |
| 011100 | 100010 | Zout,MARin,RD,RDStin//jump to check direct/indirect |
| 011101 | 011110 | PCout,MARin,RD,INC,Zin(indexed) |
| 011110 | 011111 | Zout,PCin |
| 011111 | 100000 | MDRout,Yin |
| 100000 | 100001 | Rdstout,ADD,Zin |
| 100001 | 100010 | Zout,MARin,READ//jump to check direct/indirect |
| 100010 | 100011 | CheckDir/Indir DSt |
| | | [Next add Field] _{0,1,2} <- [Next add Field] _{0,1,2} 'XOR' [IR] ₅ |
| 100011 | 100100 | MDRout,MARin,RD |
| 100100 | 100101 | Source-out,Yin |
| 100101 | 100110 | MDRout |
| 100110 | 100111 | ALU-activate,Zin |
| 100111 | 101000 | Check dst register direct or not |
| 101000 | 00000 | [Next add Field] ₀ <- [[IR] _{5.} [IR] $^{c}_{3.}$ [IR] $^{c}_{4}$] c |
| 101000 | 000000 | Zout,Rdstin |
| 101001 | 000000 | Zout,MDRin,WR |
| 101010 | 000000 | NOP |

| 101011 | 101100 | HLT |
|--------|--------|-----|
| 101100 | 101100 | |

Micro Instruction

Destination Addressing Modes

Register direct

Rdst-out

Register indirect

Rdst-out, MARin, READ

MDRout

Register autoincrement

Rdst-out, MARin, READ, INC, Zin

Zout, Rdst-in

"If direct"

MDRout

"If indirect"

MDRout, MARin, READ

MDRout

Register autodecrement

Rdst-out, DEC, Zin

Zout, MARin, Rdst-in, READ

"If direct"

MDRout

"If indirect"

MDRout, MARin, READ

MDRout

Register index

PCout, MARin, READ, INC, Zin

Zout, PCin

MDRout,Yin

Rdst-out, ADD, Zin

Zout, MARin, READ

"If direct"

MDRout

"If indirect"

MDRout, MARin, READ

MDRout

Source Addressing Modes

Register direct

Rsrc-out, Source-in

Register indirect

Rsrc-out, MARin, READ

MDRout, Source-in

Register autoincrement

Rsrc-out, MARin, READ, INC, Zin

Zout, Rsrc-in

"If direct"

MDRout, Source-in

"If indirect"

MDRout, MARin, READ

MDRout, Source-in

Register autodecrement

Rsrc-out, DEC, Zin

Zout, MARin, Rsrc-in, READ

"If direct"

MDRout, Source-in

"If indirect"

MDRout, MARin, READ

MDRout, Source-in

Register index

PCout, MARin, READ, INC, Zin

Zout,PCin

MDRout,Yin

Rsrc-out, ADD, Zin

Zout, MARin, READ

"If direct"

MDRout, Source-in

"If indirect"

MDRout, MARin, READ

MDRout, Source-in

Two Operands Micro Instructions

If Two Operand instruction:

ADD/ADC/SUB/SBC/OR/XNOR/AND

Source-out, ADD/ADC/SUB/SBC/OR/XNOR/AND,Zin

"if dest direct register"

Zout, Rdst-in

"If dest indirect register"

Zout, MDRin, WRITE

Case Two Operand instruction: MOV

"if dest direct register"

Source-out, Rdst-in

"if dest indirect register"

Source-out, MDRin, WRITE

Case Two Operand instruction: CMP

Source-out, CMP

One Operand Micro Instructions

If One Operand instruction Not Branching

One Operand Micro instruction, Zin

"if dest direct register"

Zout, Rdst-in

"if dest indirect register"

Zout, MDRin, WRITE

Branching

PCout, Yin, if 'not branch' then end

Address-field-of-IRout, ADD, Zin

Zout,PCin

CPI

Destination Addressing modes =
$$[1 + 2 + (3+4) + (3+4) + (6+7)] = 30$$

Source Addressing modes =
$$[1 + 2 + (3+4) + (3+4) + (6+7)] = 30$$

Branching =
$$3*7 = 21$$

Two Operands =
$$4*9 = 36$$

HLT and NOP = 2

Total CPI = 163

Number of memory access

We assumed that 2 operands have same addressing mode.

#memory access for each of OR / XNOR / ADD / ADC / SUB / SBC / MOV addressing modes:

| Register mode | # memory access |
|------------------------|-----------------|
| Register indirect | 1x2=2+1=3 |
| Auto increment(direct) | 1x2=2+1=3 |
| Auto decrement(direct) | 1x2=2+1=3 |
| Index direct | 2x2=4+1=5 |


| Auto increment(indirect) | 2x2=4+1=5 |
|--------------------------|-----------|
| Auto decrement(indirect) | 2x2=4+1=5 |
| Index indirect | 3x2=6+1=7 |

CMP instruction:

| Register mode | # memory access |
|--------------------------|-----------------|
| Register indirect | 1x2=2 |
| Auto increment(direct) | 1x2=2 |
| Auto decrement(direct) | 1x2=2 |
| Index direct | 2x2=4 |
| Auto increment(indirect) | 2x2=4 |
| Auto decrement(indirect) | 2x2=4 |
| Index indirect | 3x2=6 |


One Operand Instruction:

| Register mode | # memory access |
|--------------------------|-----------------|
| Register indirect | 1+1=2 |
| Auto increment(direct) | 1+1=2 |
| Auto decrement(direct) | 1+1=2 |
| Index direct | 2+1=3 |
| Auto increment(indirect) | 2+1=3 |
| Auto decrement(indirect) | 2+1=3 |
| Index indirect | 3+1=4 |



Scanned with CamScanner

Scanned with CamScanner



Scanned with CamScanner

Scanned with CamScanner