

## Intro:

[illegible]

There are two of control units. The *main control unit* manages the datapath. It receives an opcode input from the currently executing instructions, and based on this opcode it configures the datapath accordingly. A truth table for the unit functionality can be found in the slides of the class. The figure is also shown next.

| Control | Signal name | R-format | lw | sw | beq |
|---------|-------------|----------|----|----|-----|
| Inputs  | Op5         | 0        | 1  | 1  | 0   |
|         | Op4         | 0        | 0  | 0  | 0   |
|         | Op3         | 0        | 0  | 1  | 0   |
|         | Op2         | 0        | 0  | 0  | 1   |
|         | Op1         | 0        | 1  | 1  | 0   |
|         | Op0         | 0        | 1  | 1  | 0   |
| Outputs | RegDst      | 1        | 0  | X  | X   |
|         | ALUSrc      | 0        | 1  | 1  | 0   |
|         | MemtoReg    | 0        | 1  | X  | X   |
|         | RegWrite    | 1        | 1  | 0  | 0   |
|         | MemRead     | 0        | 1  | 0  | 0   |
|         | MemWrite    | 0        | 0  | 1  | 0   |
|         | Branch      | 0        | 0  | 0  | 1   |
|         | ALUOp1      | 1        | 0  | 0  | 0   |
|         | ALUOp0      | 0        | 0  | 0  | 1   |

**FIGURE D.2.4** The control function for the simple one-clock implementation is completely specified by this truth table. This table is the same as that shown in Figure 4.22.

The second control unit manages the *ALU*. It receives an ALU opcode from the datapath controller, and the Funct Field from the current instruction. With these the ALU controller decides what operation the ALU is to perform. The following figures from your class's slides give an idea of the inputs and outputs of the ALU controller.

| ALU control lines | Function         |
|-------------------|------------------|
| 0000              | AND              |
| 0001              | OR               |
| 0010              | add              |
| 0110              | subtract         |
| 0111              | set on less than |
| 1100              | NOR              |

**The ALU Control Lines**

| Instruction opcode | ALUOp | Instruction operation | Func field | Desired ALU action | ALU control input |
|--------------------|-------|-----------------------|------------|--------------------|-------------------|
| LW                 | 00    | load word             | XXXXXX     | add                | 0010              |
| SW                 | 00    | store word            | XXXXXX     | add                | 0010              |
| Branch equal       | 01    | branch equal          | XXXXXX     | subtract           | 0110              |
| R-type             | 10    | add                   | 100000     | add                | 0010              |
| R-type             | 10    | subtract              | 100010     | subtract           | 0110              |
| R-type             | 10    | AND                   | 100100     | and                | 0000              |
| R-type             | 10    | OR                    | 100101     | or                 | 0001              |
| R-type             | 10    | set on less than      | 101010     | set on less than   | 0111              |

**ALU Control Bits based on ALUOp, and Func filed**

| ALUOp  |        | Func field |    |    |    |    |    | Operation |
|--------|--------|------------|----|----|----|----|----|-----------|
| ALUOp1 | ALUOp0 | F5         | F4 | F3 | F2 | F1 | F0 |           |
| 0      | 0      | X          | X  | X  | X  | X  | X  | 0010      |
| X      | 1      | X          | X  | X  | X  | X  | X  | 0110      |
| 1      | X      | X          | X  | 0  | 0  | 0  | 0  | 0010      |
| 1      | X      | X          | X  | 0  | 0  | 1  | 0  | 0110      |
| 1      | X      | X          | X  | 0  | 1  | 0  | 0  | 0000      |
| 1      | X      | X          | X  | 0  | 1  | 0  | 1  | 0001      |
| 1      | X      | X          | X  | 1  | 0  | 1  | 0  | 0111      |

**Truth Table for ALU Control**

## Deliverables

For this lab you are expected to build and test both the datapath and ALU control units. The target processor architecture will only support a subset of the MIPS instructions. These instructions are listed below. You only have to offer control for these instructions. Signal values can be found within your textbook.

- add, addu, addi
- sub, subi
- slt
- not, nor
- or
- and

- lw, sw
- Beq

To complete this lab you are provided with the following skeleton verilog files.

```
module control_unit (
    input wire [5:0] instr_op ,
    output wire reg_dst ,
    output wire branch ,
    output wire mem_read ,
    output wire mem_to_reg ,
    output wire [1:0] alu_op ,
    output wire mem_write ,
    output wire alu_src ,
    output wire reg_write ,
);
```

```
module alu_control (
    input wire [1:0] alu_op ,
    input wire [5:0] instruction_5_0 ,
    output wire [3:0] alu_out
);
```

## Architecture Case Study

For lab this week you are also expected to perform a simple case study (25% of the lab grade). It is meant to show how important understanding a computer's architecture, and compiler is when developing efficient code. For this study you are to compare and analyze the execution time of the two programs given [here](#). You should run a number of experiments varying the input size from 100, to 30,000. Based on the results you are to write a report of your findings. The report should contain a graph of your data, and useful analysis of it. You should draw conclusions based on your findings. Reports that simply restate what is in the graph will not get credit. To make it clear, make sure you used the concepts you have learned so far in 161 and 161L when explaining the differences in performance. If a confusing or fuzzy explanation is given you will get low or no marks. The report should be in PDF format.

## Turn-In:

---

Each group should turn in one tar file to iLearn. The contents of which should be:

- A README file with the group members names, and any incomplete or incorrect functionality as described on iLearn.
- A completed version of the control\_unit.v, and alu\_control.v files
- A HDL file(s) for the Testbenches
- A one page PDF report for your case study