
Verilog Notes - 161 Lab

Jose M. Rodriguez jrodr050@ucr.edu Chung 464

Embedded System Lab Spring 2017 UC Riverside


May 22, 2017

Memory Types (Source http://ece.gmu.edu)



161L Winter 2017 May 22, 2017 2 / 15

Single Port RAM - Example



Here **DI** and **DO** are the data in and out. **ADDR** is the read and write address. In addition, **CE** and **WE** are the control and write enable signals.


161L Winter 2017 May 22, 2017 3 / 15

Single Port RAM (Read First Mode)

```
module v rams 01 (clk, en, we, addr, di, do);
    input clk;
    input
           we:
    input
           en;
           [5:0] addr;
    input
    input
           [15:0] di;
    output [15:0] do:
           [15:0] RAM [63:0];
    req
           [15:01 do:
    rea
    always @(posedge clk)
    begin
        if (en)
        begin
            if (we)
              RAM[addr]<=di;
            do <= RAM[addr]:
        end
    end
endmodule
```

Here we declare a memory array with 64 rows each row having 16 bits. **di** and **do** are the data in and data out signals. In addition, **addr** is the read write address.

Block RAM Waveforms - READ_FIRST mode




Source (http://ece.gmu.edu)

Single Port RAM (Write First Mode)

```
module v rams 02a (clk, we, en, addr. di, do):
    input clk;
    input we;
    input en;
    input [5:0] addr;
    input [15:0] di;
    output [15:0] do;
           [15:0] RAM [63:0];
    req
    req
          [15:0] do;
    always @(posedge clk)
    begin
        if (en)
        begin
            if (we)
            begin
                RAM[addr] <= di;
                do <= di;
            end
            else
                do <= RAM[addr];
        end
    end
endmodule
```

In the figure, when the signal write enable **we** is high, we write to the memory array. Otherwise we read from address **addr**.

Block RAM Waveforms – WRITE_FIRST mode




Single Port RAM (No-Change Mode)

```
module v_rams_03 (clk, we, en, addr, di, do);
    input
           clk;
    input
           we:
    input
          en:
    input [5:0] addr:
    input [15:0] di;
    output [15:0] do;
    reg
          [15:0] RAM [63:0];
          [15:01 do:
    rea
    always @(posedge clk)
    begin
        if (en)
        begin
            if (we)
              RAM[addr] <= di:
            else
              do <= RAM[addr];
        end
    end
endmodule
```

In the figure, when the signal write enable **we** is high, we execute a write. When **we** is low, we execute a read.

161L Winter 2017 May 22, 2017 8 / 15

Block RAM Waveforms - NO_CHANGE mode




Read Only Memories ROMs



161L Winter 2017 May 22, 2017 10 / 15

```
6 module sgrt8rom # (
   parameter
11 input wire clk ,
12 input wire enable ,
13 input wire [Q-1:0 ] rd_addr,
14 output req valid ,
15 output reg [NBITS-1:0 ] rd_dout
16);
18 (* rom_style = "block" *) reg [Q-1:0] mem [255:0];
21 //Initializing the ROM contents
24 initial begin
           $readmemb("../verilog/sgrt8.coe", mem, 0, 255);
26 end
28 // Read with the clock
29 always @(posedge clk) begin
          valid <= enable ;
          rd_dout <= { {NBITS-Q{1'b0}} , { mem[rd_addr] } };
35 endmodule
```

Register Files



Register File with 2 read ports and 1 write port

```
module regfile(input
                            clk,
                         RegWrite,
              input
              input [4:0] ral, ra2, wa,
              input [31:0] wd,
              output [31:0] rd1, rd2);
 reg [31:0] rf[31:0];
 // three ported register file
// read two ports combinationally
 // write third port on rising edge of clock
 // register 0 hardwired to 0
 always @(posedge clk)
   if (RegWrite) rf[wa] <= wd;
 assign rd1 = (ral != 0) ? rf[ral] : 0;
 assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule
```

Review - RAMs and ROMs

In this mini-lecture, we have covered the following key topics.

- Verilog Memory Declaration (reg [W-1:0] datamem [D-1:0])
- Verilog Single Port RAMs (Read First, Write First Mode)
- Verilog Read Only Memories
- Verilog Register Files

Questions ...