
# Lab 4 - Single Cycle Datapath

#### Introduction

In this lab you will be building a single cycle version of the MIPS datapath. The datapath is composed of many components interconnected. They include an ALU, Registers, Memory, and most importantly the Program Counter(PC). The program counter is the only clocked component within this design, and specifies the memory address of the current instruction. Every cycle the PC will be moved to the next instructions location. **The MIPS architecture is BYTE ADDRESSABLE**. Remember this when handling the PC, and the memory (which is WORD ADDRESSABLE).

The component connections are outlined in the class notes. A copy of the image is included below.



#### **Deliverables**

For the turn-in of this lab you should have a working single cycle datapath. The inputs to the top module are only a clk, and reset signal. The datapath should be programed by a .coe file which holds MIPS assembly instructions. The top module should also have output debug signals to monitor the datapath.

For this lab you are not required to build all the datapath components, but you are required to connect them together. The given files, containing most of what you will need, will be given by your TA. If you need more functionality you will have to build the components yourself. To use the given components you only need to copy the given verilog files in your project. By default the architecture's memory loads data from an init.coe file. The programing occurs when the reset signal is held high. A sample init.coe file is given, but does not fully test the datapath. You will have to extend it.

A more complete sample <u>init2.coe</u> file is given to test the datapath. It is recommended that you extend it with your own tests. For convenience, the assembly for the init2 file can be found <u>here</u>. You will have to use your control files from lab 3 to manage the datapath. A tar-ball with the given files can be found on iLearn.

### Turn-In:

Each group should turn in one tar file to iLearn. The contents of which should be:

- A README file
- All HDL files used in your design

## **Output**

The expected waveform for the init2.coe file is shown. Notice the pc increments by 4, the code runs a loop so the waveform can continue indefinitely, and if you add the memory buffer to the waveform you can scroll to see that the store properly saves 684 to address 132.

➤ <b>(131)</b>	[132]	<b>&gt;</b> 🎆 [133]	<b>▶ 134</b> ]	[SE1] 🖓 🔻	<b>&gt;</b> 136]	<b>→</b> (24)	[255]	▼ , buff[255:0]	elk_period	write_reg_data[31:0]	write_reg_addt[4:0]	reg2_data[31:0]	<ul> <li>reg2 addr(4:0)</li> </ul>	reg1_data[31:0]	reg1_addr[4:0]	instr_opcode[5:0]	prog_count(31:0)	To ret	ll dk	Name
0 0	684	0	0	0	0		. 0	[0,0,0,0,0,0,0]	10000 ps	342		342	2	684	60	0	12	0	1	Value
		Ш		Ш	Ш						Ш	Ш	Ш		Ш	Ш			5	
	Ш	Ш		Ш	Ш						Ш	Ш			Ш	Ш			3	20 ns
	0	Ц	Ш	Ш	Ц					0	0	0	0	0	-	0	-		3	40 ns 60 ns
	Ц	Ц	Ц	Ц	Ц			Ш		Ш	Ц	Ц	Ц		Ц	Ц	Ц		5	ns 80 ns
	Ц	Ц	Ц	Ц	Ц					200	2				U	35				100 ns
	U	Ш			Ц					684 (132)	3	342 (684		342 0	2	0 48	4			120
	Н	Н	Н	Н	Н		╟	0,0,0,0,0,0,0,0,0,0,0		342 696		342 ( 0 )	2	684	L.		2 15	L	5	140 ns
0 0	Н	_	0	0			-   -	0'0'0'0'0'0'0'0'0'0'0'0	10000 ps	680 \ 1022 \42949	6	684	3 2	696 680	5 6	0	20 ( 24 )	H	5	160 ns
	Н	Н	Н	Н	H	= 1	╟	10'0'0'0'0'0'0'0'0'0'0'0'0'0		949\	6	342 / 0		696		<u> </u>	28 (32	H	5	190 ns
	Н	Н	Н	Н	H		╟	,0,0,)		122 (34)	3	) (684 ) 342		0	-  -	# ( # ( ) ( )	36 8 12	H	5	200 ns
	684	Н	Н	H	H	_	╫			2 696 690	5	.) 696 ( 684		684 696	3		12 ( 15 ) 20	H	5	220 ns
	Н	Н	Н	Н	H		╫			1022 (42949)	8	342	2	680	6	0	24 ( 28		5	240 ns
					$\ $					<u>-</u>	0	9		686			<b>2</b> 36			260 ns
										(132 (342 )	3	(684 ) 342 )		0 (684						280 ns
										696 (680	6	696 (684	[3]	4 (696	5	-	25		F	300 ns