#### Verilog Notes - 161 Lab

Jose M. Rodriguez jrodr050@ucr.edu Chung 464

Embedded System Lab UC Riverside

May 1, 2017

#### FMS Mealy Vs Moore




Figure 1 - FSM Block Diagram

Source: "Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized, Glitch-Free Outputs." by Cummings, C.E.

161L Spring 2017 May 1, 2017 2 / 15




Figure 2 - FSM1 State Diagram

#### FMS Coding - Right Code

```
module fsmla (ds, rd, go, ws, clk, rst n);
  output ds, rd;
  input go, ws;
  input clk, rst n;
  parameter [1:0] IDLE = 2'b00,
                   READ = 2'b01,
                   DLY = 2'b10.
                   DONE = 2'b11:
  reg [1:0] state, next;
                                                       State register.
  always @(posedge clk or negedge rst n)
                                                         sequential
    if (!rst n) state <= IDLE;
                                                        always block
    else
                 state <= next;
  always @(state or go or ws) begin
    next = 2'bx;
    case (state)
                                                         Next state.
      IDLE: if (go) next = READ;
                                                        combinational
            else
                     next = IDLE;
                                                        always block
      READ:
                   next = DLY:
      DLY: if (ws) next = READ:
            else
                     next = DONE;
      DONE:
                   next = IDLE;
    endcase
                                                        Continuous
  end
                                                        assignment
                                                          outputs
  assign rd = (state==READ || state==DLY);
  assign ds = (state==DONE);
endmodule
```

Example 1 - FSM Coding Style - Two-always blocks with continuous assignment outputs

161L Spring 2017 May 1, 2017 4 / 15

```
module fsm1 (ds, rd, go, ws, clk, rst n);
  output ds, rd;
  input go, ws;
  input clk, rst n;
         ds, rd;
  req
  parameter [1:0] IDLE = 2'b00,
                  READ = 2'b01,
                  DLY = 2'b10,
                  DONE = 2'b11:
  reg [1:0] state, next;
  always @(posedge clk or negedge rst n)
                                                         State register,
    if (!rst n) state <= IDLE:
                                                           sequential
    else
                state <= next;
                                                          always block
  always @(state or go or ws) begin
    next = 2'bx:
    ds = 1'b0:
                                                    Next state & outputs.
    rd = 1'b0;
                                                    combinational always
    case (state)
                                                           block
      IDLE: if (go)
                      next = READ:
            else
                      next = IDLE:
      READ: begin
                      rd = 1'b1:
                      next = DLY;
            end
      DLY: begin
                      rd = 1'b1;
              if (ws) next = READ:
              else
                      next = DONE;
            end
      DONE: begin
                      ds = 1'b1:
                      next = IDLE;
            end
    endcase
  and
endmodule
```




Figure 4 - Multi-stage module partition with registered outputs

Example: Compute in hardware the following function using a multi-stage design ( Taylor Expansion )

$$\sqrt{1+x} \approx 1 + \frac{x}{2} - \frac{x^2}{8} + \frac{x^3}{16} - \frac{5x^5}{128} + \frac{7x^5}{256}$$
 for  $|x| < 1$ 

#### Proposed solution:

- Compute each factor in one stage .
- Register the output of each stage.
- Add the results as the computation progress.
- Reuse the previous computations i.e. reuse  $x^{n-1}$  to compute  $x^n$ .

161L Spring 2017 May 1, 2017

First, we design and implement one stage.




Figure 4 - Multi-stage module partition with registered outputs

- Inputs
- Clock
- Enable
- Add flag
- X
- $\bullet$   $X^{n-1}$
- Multiplication and Division Factor
- Running Result
- Parameters

- Outputs
- Valid
- New result
- $\bullet X^n$

First, we design and implement one stage.

```
5 module fixpbinomialstep #( parameter NBITS = 16, parameter Q = 8 )
7 input wire clk,
8 input wire enable,
9 input wire add ,
10 input wire [NBITS-1:0 ] xn,
11 input wire [NBITS-1:0 ] xnacum ,
12 input wire [NBITS-1:0 ] mfactor ,
13 input wire [NBITS-1:0 ] dfactor ,
14 input wire [NBITS-1:0 ] oresult ,
15 output reg valid ,
16 output reg [NBITS-1:0 ] xnacumn ,
17 output reg [NBITS-1:0 ] result
18);
19
20 wire [NBITS-1 :0 ] t1, t2, t3;
22 fixpmult #( .NBITS (NBITS), .Q(Q) ) ml ( .a( xn ), .b( xnacum ), .r(tl) ) ;
23 fixpmult # ( .NBITS (NBITS), .O(0) ) m2 ( .a(mfactor), .b(t1),
2.4
25 assign t3 = (add == 1'b1) ? $signed(oresult) + $signed(t2 >>> dfactor) :
26
                                $signed(oresult) - $signed(t2 >>> dfactor);
28 always @ ( posedge clk ) begin
    valid <= enable :
   xnacumn <= t1 ;
      result <= t3;
34 end
35 endmodule
```

Now, all stages together




Figure 4 - Multi-stage module partition with registered outputs

#### Next, all stages together

```
35 // -----
36 // First Iteration r = 1 + x/2
37 // -----
38
39 wire [NBITS-1:0] ONE;
40 assign ONE = { {NBITS-Q-1{1'b0}}, {1'b1}, {Q{1'b0}}} };
41
42 assign r0 = $signed(ONE) + $signed(x0 >>> 1) ;
44 // -----
45 // Second Iteration 2 Cycle rn = r - (1/8) x ^ 2
46 // -----
48 fixpbinomialstepaux #( .NBITS (NBITS) , .O(O) )
    c1 (
50
    .clk(clk).
    .enable(iter0),
    .add(1'b0) ,
    .xn(x0),
54
    .xnacum(x0),
    .dfactor(32'd3) ,
    .oresult(r0) ,
    .valid(iter1).
    .xnacumn ( xnacum1),
    .result ( r1 ) );
```

```
61 // -----
62 // Third Iteration 3 Cycle rn = r + (1/16) \times ^3
65 fixpbinomialstepaux #( .NBITS (NBITS) , .Q(Q) )
       .clk(clk).
      .enable(iterl),
      .add(1'b1),
      .xn(x1).
      .xnacum(xnacum1),
      .dfactor(32'd4),
73
      .oresult(r1) .
7.4
      .valid(iter2),
      .xnacumn(xnacum2) ,
      .result (r2) ) :
79 // Four Iteration 3 Cycle rn = r - (1/128) x ^ 4
80 // -----
82 wire [NBITS-1 :0 ] FIVE ;
83 assign FIVE = { {NBITS-Q-3{1'b0}}, {3'b101}, {Q{1'b0}}} }
85 fixpbinomialstep #( .NBITS (NBITS) , .Q(Q) )
   c3 (
87
        .clk(clk),
        .enable(iter2).
        .add(1'b0) ,
        .xn(x2),
       .xnacum(xnacum2).
       .mfactor(FIVE),
        .dfactor(32'd7) ,
        .oresult(r2).
        .valid(iter3),
96
        .xnacumn(xnacum3),
        .result (r3) ) ;
```

#### Review

- Good coding styles for FSM.
- FSMs implemented in two or three blocks ( One sequential the others combinatorial )
- Introduced the idea of digital pipelines.
- Pipelines are make of combinatorial and sequential components.
- The divide and conquer approach at work.

161L Spring 2017 May 1, 2017 13 / 15

# Questions ...

#### Lab Notes




FIGURE 4.17 The simple datapath with the control unit. The input to the control unit is the 6-bit opcode field from the instruction.