
## HALF ADDER Logic Cincuit Touth Table Inputs Outputs D. B C S Expension BOR = BR + BR = 8 C= XB C= AB FULL ADDER Logic Cincuit Touth Table Санну Inputs Sum Half-adden Half-adden S Cout A B Cin S= ABBOCin B (ABB) (in Cin Cour = (A & B)(in + AB C= AB A) BCin Experession S= ABCin + ABCin + ABCin + ABCin S= XOBOCO = (AB+ AB) Ch + (AB+ AB) (in = (ABB) (in + (ABB) Cin = ABBBCin Cout = JBCin + ABCin + ABCin + ABCin = AB+ (ABB) Cin Cout = AB + (ABB)Cin

ADDER & SUBTRACTOR USING

Expt. No ..... 4...

Page No. 23

Aim 1 To implement half addess & full addess cincuits using logic gates and realize Jull adder using NAND gates only 2 To implement half subtriactor & full subtriactor circuits using logic gates and realize full subtractor using NOR gates only Components Required 1c 7400, 1c 7402, 1c 7404, 1c 7408, 1c 7432, 1c 7486 and connecting wises Theory A half-addess is a combinational circuit with two binasy inputs (augend and addend bits) and two binasy outputs (sum and casesy bits). It adds the two inputs (a and B) and psuduces the sum (3) and the casesy (C) bits. It is an assithmetic circuit used to penform the anithmetic operation of addition of two single bit words A Jult addess is a combinational circuit that adds two bits and a casiny and outputs a sum bit and a casiny bit The Jull-addess adds the bits A and B and the carry Jorom the prievious column called the coorsy-in Con and outputs the sum bits and the coorsy bit called the casiny-out Cour. The vaniable 8 gives the value of the least significant bit of the sum. The vasilable Cout gives the output casisiy. Kithen all the bits asie Os, the output is O. The soutput is equal to 1 when only 1 input is equal to 1 on when all the imputs are equal to 1. The Cour has a casisiy of 1 if two on there imputs ane equal to 1. Teacher's Signature:



	A half-subtractor is a combinational circuit that subtracts one
	bit forom the other and peroduces the difference. It also has an
	output to specify if a 1 has been bossessued. It is used to subtract
	the LSB of the subtorahend forom the LSB of the minuend when
	one binasy number is subtracted from the other. It has two
	inputs I and B and two outputs d and b. d indicates the difference
	and is is the output signal generaled that in a marcares the difference
	and Is is the output signal generated that informs the next stage that a 1 has been bosisioned.
	A full-subtractor subtracts one bit (B) from another bit (A),
	When already there is a borrion by from this column for the
	subtraction in the preceding column, and outputs the difference
	bit (d) and the bosision bit (b) sequised from the next column.
	So a full-subtractor Ps a combinational closeuit with there inputs
	(A,B,b) and two outputs of and b. The two outputs present the
	difference and output bosision.
	ad+(30A)+d+d(8A)+(8A)+(8A)
	Paroceduse Zerant + de decara + canal
4.	Place the ICs on the based boased.
2.	Connect Vec and ground (GIND) to their respective pins.
3.	Parovide input Jaron suitch.
	Connect the output of LED and verily the operation as per the
	touth table obtained.
5.	Repeat these steps for different 10s taken.
	Teacher's Signature :
	rodeller 3 digitalitie .

