




In ARM anchitectures, memory is byte addressable using 32 bit addresses. Processor registers are also 32 bits long. In moving of data between processor registers & memory, operand length may be 8 bit (byte) or words (32 bit). Both little Endian & big Endian addressing schemes are supported. Hemory is accessed only by Load & Store instructions. All arithmetic & logic instructions operate only on data in processor registers. This arrangement is a basic Jeature of RISC xachitectures.

Registen Stauctune

There are 16 82 bit registers labelled RO to R15. RO to R14 are general purpose registers I ome is dedicated as a program counter (PC). Greneral purpose registers can hold either memory operands on data operands. The Current Program Status Register (CPSR) on simply status register holds the condition code flags. interrupt disable flags & processor mode bits.



These age 15 additional general purpose registers called the banked registers. They age duplicates of some of the RO to R14 registers. They age used when the processor skiltches into supervisor mode.

Memory Access Instructions & Addressing Modes

In ARM, access to memory is provided with only Load & store instructions. The basic encoding format is shown as in the following figure:

31 28 2	27	20 19 16	15 12 11		4	3	0
Conclition	OP code	Rn	Rd	Other info		i R	lm

· Conditional Execution of Instauctions

Unlike others, in ARM processors all instructions are conditionally executed, depending on the condition specified in the instruction. Instruction is executed only when the condition flag is true. Otherwise the processor proceeds to the next instruction. One of the conditions is used to inclicate that the instruction is always executed.

· Memosy Addressing Modes

For addressing memory operands one of the basic method is generate an Ed (Elfective Address) of the operand by adding a signed offset to the contents of the base register Rn(which is specified in the instruction). The magnitude of offset may be either an immediate value on the contents of the register Rm.

Examples

LDR Rd, [Rn, #offset]

It performs the operation Rd \(-[Rn] + offset]

LDR Rd, [Rn, Rm]

It performs the operation Rd \(-[Rn] + [Rm])

If a megative effect is used, Rm must be preceded by a minus sign. An affect of zero closen't have to specify explicitly. That is,

LDR Rd, [Rn]

It performs the operation Rd [[Rn]]

A byte operand can be moved by using the Opcode LDRB. Similarly store has the mmemorics STR & STRB.

Example

STR Rd, [Rn]

It performs the operation [Rn] - [Rd]

Grenerally we can define 3 addressing modes in ARM processors.

· Pare-Indexed Mode

Effective address of the operand is the sum of contents of base register Rn f an affect value.

· Pare-Indexed with Waite Back Mode

It is working in the same way as pre-indexed made except that effective address is written back to Rn.

· Post-Indexed Mode

The effective address of the operand is the contents of Rn. The offset is then added to this address I the result is written back into Rn.

Register Move Instructions

To copy the contents of register Rm into register Rd, ARM uses the following instruction


MOV Rd, Rm

To load an immediate value in the register Rd, the instruction will be MOV Rd, #immediate value

Example

MOV RO, #70

Places the value 70 in siegistes RO.



ARM instruction set has a number of anithmetic & logic operations. The operands may be in general purpose registers on may give as an immediate operand. Meamony operands are not allowed in these instructions.

The general format for anithmetic instruction is, OP code Rd, Rn, Rm

Openation specified by the OP code is penjonamed on openands in general pumpose negisters Rn & Rm. The nesult is placed in negister Rd.

Example

ADD RO, R2, R4

Adds the content of R2 f R4 f places the sum in stegistes RO. It pesifosims the operation, RO + [R2] + [R4]

ADD RO, R3, #17

Adds the content of R3 & 17 & stoples the sum in RO.

It pesifosims the opesiation, RO←[R3] + 17

The immediate value is contained in the 8 bit field on bits bit of the instruction. The second operand can be shifted on notated before being used in the instruction. When a shift on notation is nequined, it is specified last in the assembly language expression for the instruction.

Example

ADD RO, R1, R5, LSL #4

The second openand contained in neglisten R5 is shifted left 4 bit positions & it is then added to the contents of neglisten R1 & sum is placed in neglisten R0. Two vensions of multiply instructions are there.

1. Multiplies the contents of two megistems 2 places the low condem 32 bits of the product in a third megistem. Higher order bits of the product of any, and disconded.

MUL RO,R1,R2

It penforms the operation, RO + [R1] * [R2]

2. Second vesision called Multiply Accumulate specifies a fourth segister whose contents are added to the product before storing the result in the destination registers.

MLM RO, R1, R2, R3

It performs the operation, RO + [R1] * [R2] + [R3]
This method is often used in numerical algorithms for digital signal processing.