


* ARM:


o Memory:

1. Byte addressable.
2. 32 bit in a word.
3. words addresses aligned.
4. Little + Big - endian supported.
5. accessed by load & store instrucⁿ's.

o Register structure:

* Mem. access instrucⁿ's:

Format -



Load - LDR / LDRB mem → reg.

Store - STR / STRB reg → mem.

Before execuⁿ. check condⁿ

Load / Store multiple operands: LDMIA R10!, {R0, R1, R2, ...}

• Addressing mode:

1) Pre-indexed mode:

$$EA = [Base\ reg.] + Offset$$

2) Pre-indexed with write back

$$[EA] \rightarrow Base\ reg.$$

3) Post indexed:

$$EA = [Base\ reg.]$$

$$\{Base\ reg. \leftarrow [Base\ reg.] + Offset$$

4) Relative:

$$EA = [PC] + offset$$

offset \rightarrow immediate
 \rightarrow stored in reg.

* Reg. move instrucⁿ:

MOV R1, R0

$$R1 \leftarrow [R0]$$

MOV R0, #76

$$R0 \leftarrow 76$$

arithmetic \rightarrow shifting
 \rightarrow rotation

AND
ORR
EOR
BIC

Branch instrucⁿs \rightarrow <cond?> <opcode> <offset>