


Pm diagram



A4 A3 A2 A1  
1, 3, 8, 10 } 2/P  
B4 B3 B2 B1  
16, 4, 7, 11 }

$C_1: 13$  - carry in  
 $C_4: 14$  - carry out

$$\begin{array}{ccccccc} S_4 & S_3 & S_2 & S_1 & \} & \text{o/p} \\ 19 & 2 & 6 & 9 & \} \end{array}$$

V<sub>CC</sub> : 5  
GND : 12  
M

## Adder / Subtractor

## 4 - Bit adder / subtractor and BCD adder using IC 7483

Aim

To design and set up a 4 bit adder / subtractor & BCD adder using IC 7483.

## Components required

IC 7483, IC 7432, IC 7408, IC 7486 and connecting wires


## Theory

A binary adder is a digital circuit that produces the arithmetic sum of two 4 bit binary numbers. It can be constructed with full adder connected to the input carry from each full adder connected to the input carry of the next full adder in chain. The augend bits of A & the addend bits of B designated by subscript numbers from right to left with subscript 0 denoting the least significant bits. The carries are connected in chain through full adder. The input carry to the adder is  $C_0$  & it ripples through the full adder to the output carry  $C_4$ .

Using a mod control line, it can act as both adder & subtractor. When  $m=0$ , the circuit works as an adder & when  $m=1$ , it acts as a subtractor. BCD adder follows BCD addition rule & thus requires an extra 6 for sum correction. This is achieved using two IC 7483.

Teacher's Signature \_\_\_\_\_

# BCD Adder



## 4 bit adder

m	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	C <sub>0</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>
0	1	1	0	0	0	0	1	1	0	1	1	1	1
0	0	0	1	1	1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	1	0	1	0	1	0	1
1	1	0	0	1	1	0	1	0	0	0	0	0	1
1	1	1	1	0	1	1	1	1	1	0	0	0	1
0	1	0	1	0	1	0	1	1	1	0	1	0	1

Procedure

1. Place the IC's on the bread board of the digital trainer kit.
2. Make the suitable connections.
3. Provide various inputs to the circuit and verify the output.



# BCD Adder

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Carry	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	0	0	1	1	1
0	1	0	1	0	0	1	1	0	1	0	0	0
1	0	0	0	0	1	0	0	1	0	0	1	0
1	0	0	1	1	0	0	1	1	1	0	0	0

S <sub>3</sub> S <sub>2</sub>	S <sub>1</sub> S <sub>0</sub>			
	00	01	11	10
00				
01				
11	1	1	1	1
10			1	1

$$Y = S_3S_2 + S_3S_1$$

Date \_\_\_\_\_

Expt. No. \_\_\_\_\_

Page No. 14.

### Result

Design and set up a 4 bit adder/subtractor and BCD adder using IC 7483 was completed and output was verified.