		Date/	nathi)
	*	ARM:	144
/	0	memory:	Tar
/	_	Byte addressable.	
/		32 bit in a word.	
		woods addresses aligned	
		Little + Big - endian supported,	
	6.	accessed by load & store instance.'s	
	0	Register structure: 31	
_		Ro 7	
_		R ₁ 15 gen. Purpose seg.	-
		R14	•
		R15 (PC)	
		31, 28 76 4 0	
1		CPSR TITI TI SR	
	1	VX O Cl 35 O S	its .
		interrupt disable	1
		6.6	28%
	* 1	Mem. access mstruc? 3	1
		Romal - 31 2627 20 11 (615 12 11 Cond", Grade Rn Rd Offset	
		[Rin]	
		doad - LDR/LDRB, men - seg.	
		Shore - STR / STRB REG -> mem.	
		before execui. check cond?	
		Load / Store multiple operands: DMIA	R101, { R0, R1, R6
		Page	e No.

