

Laboratory Report #5

Name: Paul Emmanuel G. Corsino Date Completed: 17/11/2023

Laboratory Exercise Title: Behavioral Modeling of Combinational Circuits

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 5A:




Figure 1. Proof of successful design synthesis

€ 1 +	Msgs																
+- /tb_Hex_to_7seg_Decoder/Hex	0000	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
/tb_Hex_to_7seg_Decoder/dp	1																
/tb_Hex_to_7seg_Decoder/S	11000000	1100	0111	1010	0011	0001	1001	1000	0111	1000	0001	1000	0000	0100	1010	1000	0000

Figure 2. Proof of successful simulation results

Explanation:

Given the input, 0000, it results in an output in the 7-segment showing 0, with 0 having "1111110" via Figure 4, as an output in the 7-segment to visualize the variable "0", It can be seen in Figure 2 that the S is valued "11000000" as the decimal point is turned on, while the following 8 bits is the alternate of the value of 0 via Figure 4. As 1 is 0 in S(in my wave), while the 1 bit in S is 0 to the value of bit in the truth table. Also, it is reversed from right to left, to left to right. Everything applies to the next set of waves. As my last wave's S value contains "00001110", and via the truth table, to display F, the 7 segment's value has to be "10001111".






Figure 3. Proof of successful FPGA implementation

Inputs							Seg					
Α	В	С	D		а	b	С	d	е	f	g	
0	0	0	0		1	1	1	1	1	1	0	For display 0
0	0	0	1		0	1	1	0	0	0	0	For display 1
0	0	1	0		1	1	0	1	1	0	1	For display 2
0	0	1	1		1	1	1	1	0	0	1	For display 3
0	1	0	0		0	1	1	0	0	1	1	For display 4
0	1	0	1		1	0	1	1	0	1	1	For display 5
0	1	1	0		1	0	1	1	1	1	1	For display 6
0	1	1	1		1	1	1	0	0	0	0	For display 7
1	0	0	0		1	1	1	1	1	1	1	For display 8
1	0	0	1		1	1	1	1	0	1	1	For display 9
1	0	1	0		1	1	1	0	1	1	1	For display A
1	0	1	1		0	0	1	1	1	1	1	For display b
1	1	0	0		1	0	0	1	1	1	0	For display C For display d
1	1	0	1		0	1	1	1	1	0	1	For display G
1	1	1	0		1	0	0	1	1	1	1	For display F
1	1	1	1		1	0	0	0	1	1	1	. or display i

Figure 4. Hex to 7-segment decoder truth table



Exercise 5B:

Figure 1. Proof of successful design synthesis




Figure 2. Proof of successful simulation results

Explanation:

```
Initiating simulation at 0 ns.
Fine = 0 ns Mode = 000 A = 0100 B = 0010 CB in = 1 Result = 0111 CB out = 0
Fine = 10 ns Mode = 000 A = 1000 B = 1110 CB in = 1 Result = 0111 CB out = 1
Time = 20 ns Mode = 000 A = 0101 B = 1100 CB_in = 0 Result = 0001 CB_out = 1
Fine = 30 ns Mode = 001 A = 0100 B = 0010 CB in = 0 Result = 0010 CB out = 0
Fine = 40 ns Mode = 001 A = 1000 B = 1110 CB in = 0 Result = 1010 CB out = 1
Fine = 50 ns Mode = 001 A = 0101 B = 1100 CB in = 0 Result = 1001 CB out = 1
Firme = 60 ns Mode = 010 A = 0100 B = 0010 CB in = 0 Result = 0000 CB out = 0
Time = 70 ns Mode = 010 A = 1000 B = 1110 CB in = 0 Result = 1000 CB out = 0
Fine = 80 ns Mode = 010 A = 0101 B = 1100 CB in = 0 Result = 0100 CB out = 0
Fine = 90 ns Mode = 011 A = 0100 B = 0010 CB in = 0 Result = 0110 CB out = 0
Firme = 100 ns Mode = 011 A = 1000 B = 1110 CB in = 0 Result = 1110 CB out = 0
Fine = 110 ns Mode = 011 A = 0101 B = 1100 CB in = 0 Result = 1101 CB out = 0
Fine = 120 ns Mode = 100 A = 0100 B = 0010 CB in = 0 Result = 0110 CB out = 0
Fine = 130 ns Mode = 100 A = 1000 B = 1110 CB in = 0 Result = 0110 CB out = 0
Firme = 140 ns Mode = 100 A = 0101 B = 1100 CB in = 0 Result = 1001 CB out = 0
Fine = 150 ns Mode = 101 A = 1011 B = 1100 CB in = 0 Result = 0100 CB out = 0
Fine = 160 ns Mode = 101 A = 1000 B = 1100 CB in = 0 Result = 0111 CB out = 0
Fine = 170 ns Mode = 101 A = 0101 B = 1100 CB in = 0 Result = 1010 CB out = 0
Fine = 180 ns Mode = 110 A = 1011 B = 1100 CB in = 0 Result = 1100 CB out = 0
Fine = 190 ns Mode = 110 A = 1000 B = 1100 CB in = 0 Result = 1001 CB out = 0
Fine = 200 ns Mode = 110 A = 0101 B = 1100 CB in = 0 Result = 0110 CB out = 0
Firme = 210 ns Mode = 111 A = 1011 B = 1100 CB in = 0 Result = 1010 CB out = 0
Fine = 220 ns Mode = 111 A = 1000 B = 1100 CB in = 0 Result = 0111 CB out = 0
Fine = 230 ns Mode = 111 A = 0101 B = 1100 CB_in = 0 Result = 0100 CB_out = 0
Simulation finished at 240 ns.
** Note: $stop
                  : C:/School/HDL/LAB5-act2/tb_ALU_4bit.v(75)
    Time: 240 ns Iteration: 0 Instance: /tb ALU 4bit
```





Figure 3. Proof of successful FPGA implementation