

Laboratory Report # 4

Name: Paul Emmanuel G. Corsino Date Completed: 10/5/2023

Laboratory Exercise Title: Dataflow Modeling of Combinational Circuits

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 4A: 4-Bit Comparator

Exercise 4A: 4-Bit Comparator

- Proof of successful design synthesis (screenshot showing 0 errors)
- Proof of successful simulation results with required number of test cases (screenshots of simulation results with annotations or discussion of results)

Figure 1.0 - Flow Summary

Figure 1.1 - Proof of successful design synthesis




Figure 1.2- 4-Bit Comparator RTL Simulation Output (Waveform)



```
=-= Test Bench of 4-Bit Comparator =-=
# A < B
 Time = 0 \text{ ns } A = 1 \mid [0001] B = 8 [1000] R = 001
# Time = 10 ns A = 2 | [0010] B = 9 [1001] R = 001
# Time = 20 ns A = 3 | [0011] B = 10 [1010] R = 001
 Time = 30 ns A = 4 \mid [0100] B = 11 [1011] R = 001
# Time = 40 ns A = 0 | [0000] B = 0 [0000] R = 010
 Time = 50 ns A = 10 | [1010] B = 10 [1010] R = 010
# Time = 60 ns A = 9 | [1001] B = 9 [1001] R = 010
# Time = 70 ns A = 15 | [1111] B = 15 [1111] R = 010
# Time = 80 ns A = 8 | [1000] B = 0 [0000] R = 100
# Time = 90 ns A = 15 | [1111] B = 7 [0111] R = 100
# Time = 100 ns A = 6 | [0110] B = 5 [0101] R = 100
# Time = 110 ns A = 12 | [1100] B = 3 [0011] R = 100
                    : C:/School/HDL/Comparator_4bit/tb_Comparator_4bit.v(42)
 ** Note: $stop
    Time: 120 ns Iteration: 0 Instance: /tb_Comparator_4bit
# Break in Module tb_Comparator_4bit at C:/School/HDL/Comparator_4bit/tb_Comparator_4bit.v line 42
```

Figure 1.3 – 4-Bit Comparator Testbench Monitor Output




Figure 1.4 - 4-Bit Comparator RTL Viewer




Figure 1.5 - I/O Ports



Exercise 4B: n-Bit 4-to-1 Line Multiplexer (Part 1: 4-Bit 4x1 Line Multiplexer)

Exercise 4B: n-Bit 4-to-1 Line Multiplexer (Part 1 and Part 2)

- Proof of successful design synthesis (screenshot showing 0 errors)
- Proof of successful simulation results with required number of test cases (screenshots of simulation results with annotations or discussion of results)

Figure 2.0 - Flow Summary

Figure 2.1 - Proof of successful design synthesis




Figure 2.2 - 4-Bit 4x1 Line Multiplexer RTL Simulation Output (Waveform)

Figure 2.3 - 4-Bit 4x1 Line Multiplexer Testbench Monitor Output






Figure 2.4 - 4-Bit 4x1 Line Multiplexer RTL Viewer




Figure 2.5 – *I/O Ports*



n-Bit 4-to-1 Line Multiplexer (Part 2: 8-Bit 4x1 Line Multiplexer)

Exercise 4B: n-Bit 4-to-1 Line Multiplexer (Part 1 and Part 2)

- Proof of successful design synthesis (screenshot showing 0 errors)
- Proof of successful simulation results with required number of test cases (screenshots of simulation results with annotations or discussion of results)

Figure 3.0 - Flow Summary

Figure 3.1 – Proof of successful design synthesis




Figure 3.2 – 8-Bit 4x1 Line Multiplexer RTL Simulation Output (Waveform)

Figure 3.3 - 8-Bit 4x1 Line Multiplexer Testbench Monitor Output




Figure 3.4 - 8-Bit 4x1 Line Multiplexer RTL Viewer




Figure 3.5 – *I*/O *Port*s