

Laboratory Report #2

Name: Paul Emmanuel G. Corsino Date Completed: 9/12/2023

Laboratory Exercise Title: Basic Constructs in Verilog HDL

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 2C:

For the Laboratory Report, prepare and take screen shots of the following items for Exercise 2C:

- Verilog HDL Design Entry of the following:
 - Exercise 2B's Full Adder (since this is used in Exercise 2C)
 - o Exercise 2C's 4-bit Adder
 - Show your name and course group with schedule in the comments
- . Compilation Report for the Flow Summary
 - o Indicate how many logic elements and pins were used.
- . Schematic Diagram of Synthesized Circuit using RTL Viewer
- . Verilog Testbench File, showing your name and course group with schedule in the comments
- Testbench Waveform with your annotations, such as in Figure 9

Figure 1. Flow Summary

```
/**********
 1
 2
 3
    *FILE:
                   FullAdder.v
 4
5
6
7
    *AUTHOR:
                   Paul Emmanuel G. Corsino
    *CLASS:
                   CpE 3101L
    *SCHEDULE:
                   Group 2 FRI 11:00 AM - 2:00 PM
    *DESCRIPTION: Simulates a Full Adder
 8
    ****************
10
11
    module FullAdder (A, B, C_in, S, C_out);
12
13
       input
                A, B, C_in;
14
15
       output
                S, C_out;
       wire
                w1, w2, w3;
16
       xor xor1 (w1,A,B);
xor xor2 (S,w1,C_in);
17
18
19
20
21
22
23
24
       and and1 (w2,A,B);
       and and (w3,C_{in},w1);
       or or1 (C_out,w3,w2);
    endmodule
```

Figure 2. Exercise 2B's Full Adder



```
1
2
3
      *FILE:
                        Adder_4bit
                        Paul Emmanuel G. Corsino
4
5
6
7
8
9
10
      *AUTHOR:
                        CpE 3101L
      *CLASS:
      *SCHEDULE:
                        Group 2 FRI 11:00 AM - 2:00 PM
      *DESCRIPTION:
                        Simulates a 4 bit adder
      ***************
11
12
13
      module Adder_4bit (A, B, C_in, S, C_out);
                     [3:0] A, B;
          input
                     C_in;
[3:0] S;
14
          input
15
          output
16
17
         output
                            C_out;
         wire
                            w1, w2, w3;
18
         FullAdder fa1 (A[0], B[0], C_in, S[0], w1);
FullAdder fa2 (A[1], B[1], C_in, S[1], w2);
FullAdder fa3 (A[2], B[2], C_in, S[2], w3);
FullAdder fa4 (A[3], B[3], C_in, S[3], C_out);
19
20
21
22
23
24
      endmodule
25
```

Figure 3. Exercise 2C's 4-bit Adder

Logic Elements:

```
Full Adder = 5 (xor1,xor2,and1,and2,or1)
4-bit Adder = 4 (fa1,fa2,fa3,fa4)
```

Pins:

```
Full Adder = 5 (A,B,C_in,C_out,S)
```

4-bit Adder = 14 (A[0],A[1],A[2],A[3],B[0],B[1],B[2],B[3],C_in,C_out,S[0],S[1],S[2],S[3])






Figure 4. Full Adder Schematic Diagram




Figure 5. 4-bit Adder Schematic Diagram



```
/*************
 1
 3
     *FILE:
                       tb_Adder_4bit.v
     *AUTHOR:
 4
                      Paul Emmanuel G. Corsino
     *CLASS:
                       CpE 3101L
 5
 6
7
     *SCHEDULE:
                      Group 2 FRI 11:00 AM - 2:00 PM
     *DESCRIPTION: Testbench file for Adder_4bit.v
 8
     ****************
 9
10
11
      `timescale 1 ns / 1 ps
12
13
14
15
16
     module tb_Adder_4bit();
                [3:0]
         reg
                          C_in;
         reg
17
18
         wire
                [3:0]
                          C_out;
        wire
19
20
21
22
23
24
25
26
27
28
29
30
         Adder_4bit UUT (A, B, C_in, S, C_out);
         initial
    begin
            A = 4'd0;
                          B = 4'd0;
                                        C_{in} = 0;
                                                      #10
            A = 4'd3;
A = 4'd11;
                          B = 4'd8;
                                        C_in = 1;
C_in = 0;
C_in = 0;
                                                      #10
                          B = 4'd3;
                                                      #10
            A = 4'd12;
                          B = 4'd6;
                                                      #10
            A = 4'd5;
                          B = 4'd4;
                                        C_{in} = 1;
                                                      #10
            A = 4'd1;

A = 4'd15;
                          B = 4'd9;

B = 4'd15;
31
32
                                        C_in = 0;
C_in = 0;
                                                      #10
                                                      #10
            A = 4'd15;
                          B = 4'd15;
33
                                        C_{in} = 1;
                                                      #10
34
35
            $stop;
36
         end
37
38
     endmodule
```

Figure 6. Verilog Testbench File




Figure 7. Testbench Waveform w/ annotations

```
Tomation of the commandation of the commandati
```

Figure 8. Message window