

4.7

① R-type: Register Read 30 ps + I-Mem 250 ps + Reg. File 150 ps + Mux 25 ps + ALU 200 ps + Mux 25 ps + Reg. Setup 20 ps

= 700 ps *

② ld: 30 + 250 + 150 + 25 + 200 + 250 + 25 + 20 = 950 ps *

Reg. Read I-Mem Reg. File Mux ALU D-mem. Mux Reg. Setup

③ sd: 30 + 250 + 150 + 200 + 250 + 25 = 905 ps

ALU D-mem Mux

④ beq: 30 + 250 + 150 + 25 + 200 + 5 + 25 + 20 = 705 ps *

AND gate Reg. Setup

⑤ I-type: 30 + 250 + 150 + 25 + 200 + 25 + 20 = 700 ps *

no D-mem

⑥ longest latency as minimum clock period → 950 ps.

4.27

① add x15, x12, x11

nop

nop

ld x13, 4(x15)

ld x12, 0(x2)

nop

or x13, x15, x13

nop

nop

sd x13, 0(x15)

② Cannot reduce # of NOPs by rearranging.

③ Hazard detection → Instruction following load uses the result of load.

The seq. of instruction does not have this problem → The code works correctly.

Cycle	1	2	3	4	5	6	7	8
add	IF	ID	EX	MEM	WB			
ld		IF	ID	EX	MEM	WB		
ld			IF	ID	EX	MEM	WB	
or				IF	ID	EX	MEM	WB
sd					IF	ID	EX	MEM

no stall (no instructions following load use the result of load) → PC Write IF/ID Write on

mux before ID/EX is set to let control values pass through

	Forward A	Forward B	
Cycle: 1	X	X	(only one instruction in IF)
2	X	X	(no instruction in EX)
3	0	0	(no forwarding \rightarrow values take from reg.)
4	$10_2 = 2_{10}$	0	(EX/MEM Register Rd = ID/EX Rs ₁ \rightarrow base addr.)
5	1	1	(MEM/WB Register Rd = ID/EX Rs _{1,2} base addr.)
6	0	1	(MEM/WB Register Rd = ID/EX Rs ₁) \downarrow Rs ₂ = x13 taken from 1st 1d
7	0 (Rs ₁ = x15 taken from reg.)	2	base addr. taken from reg. file. data to be written (x13) is from previous instruction

⑤ If no forwarding, the hazard detection unit needs the values of rd from MEM/WB

\therefore The instruction currently in the ID stage have to be stalled if it depends on values forwarded from the instruction in EX or MEM stage.

\rightarrow check the destination reg. of these two instructions.

No further output needed. Can stall the pipeline using three existing output signals.

The value of rd from EX/MEM \rightarrow detect data hazard btw add & 1d

The value of rd from MEM/WB \rightarrow " " btw 1st 1d & or

Cycle	1	2	3	4	5	6	PC write IF/ID write mux
add	IF	ID	EX	ME	WB		
1d		IF	ID	-	-	EX	
1d			IF	-	-	ID	

Cycle	1	2	3	4	5	6
1	1	1	1	0	0	0
2	1	1	1	0	0	0
3	1	1	1	0	0	0
4	0	0	0	1	1	1
5	0	0	0	1	1	1

→ 8.

①: Incorrect predicted branch → 3 instructions (in IF, ID, EX stages) flushed
 ↑
 Not taken ⇒ CPI increases to $1 + \frac{\text{percentage of mispredict}}{0.55} \times 3 \times 0.5$ (b6g).

(at MEM; the branch instruction → go update PC with the next instruction)

② $1 + 0.5 \times \frac{3}{0.55} \times 0.45 = 1.3375$
 stall cycles mispredict by always-not-taken

③ $1 + 0.5 \times 3 \times 0.5 = 1.125$

④
 ∴ half of branch instruction → ALU instruction
 5% → 12.5%

∴ the predicted & mispredicted branch are replaced equally

⇒ new CPU : CPI ⇒ $1 + 0.125(1 - 0.85) = 1.01875$

CPI_{no replace} ⇒ $1 + 0.25(1 - 0.85) = 1.0375$

⇒ $\frac{1.0375}{1.01875} = 1.0184$ speedup

⑤ Two ADD instructions as a branch

0.5 replaced → 1 extra cycle

0.5 not replaced $\begin{cases} 0.5 \text{ (mispredicted)} \rightarrow 1 \text{ cycle pipeline flush} \\ 0.85 \text{ (predicted)} \end{cases}$

∴ CPI_{new} = $1 + 0.5 \times 0.5 \times 1 + 0.5 \times 0.5 \times 0.15 = 1.14375$

speedup = $\frac{1.0375}{1.14375} = 0.91$

⑥ $0.8 \times 1 + 0.2 \times x = \frac{0.85}{\text{overall accuracy}} \Rightarrow x = 0.25$ (accuracy of 2-bit predictor on the 20% of branch instructions)

29.

Taken $\frac{3}{5} \geq 60\%$ Not taken $\frac{2}{5} \geq 40\%$

② Start from bottom left state

T, NT, T, T

↓ predict outcome

NT NT NT NT

(0 1 0 0) ← predictor values

= only hit on the second one → 25% accuracy.

✗

100

③ repeating pattern : T NT T T NT

predictor outcome : T T T T T

(assume starting from upper left).

(∵ the decision can only change when there are two successive wrong predictions)

∴ accuracy = $\frac{3}{5} \times 100 = 60\%$

if repeating forever, the prediction outcome would be

T NT T T NT T NT T T NT . . .

T T T T T T T T T T . . .

In the first 5k predicts, there are 3k correct predicts

→ $\frac{3k}{5k} \geq 60\%$ ✗

④ For T NT T T NT, a sequential circuit (predictor) to get perfect accuracy i.e., it outputs T NT T T NT repeatedly). takes.


{ A counter circuit with 3 D-Flip-Flops s.t. → 5 states. are generated.

A control signal : X (input) → specify branch instruction.

A clock signal : C

The state transition occurs only when X = 1

T NT T T NT
100 000 101 110 001



Hence, in general, the predictor should be an N -bit shift register ($N \equiv$ the # of branch outcomes in the target pattern)

The shift register is initialized with the pattern itself ($\begin{smallmatrix} 0: NT \\ 1: T \end{smallmatrix}$).

→ the prediction is the leftmost bit of the shift register.

* The register should be shifted after each predicted branch.

⑤

∴ the perfect predictor's output is now always the opposite of the actual outcome of the branch instruction → accuracy = 0 *

⑥ The predictor is similar to that in ④, except that it should compare the prediction with the actual outcome, it will invert (do NOT) all bits in the shift register if the prediction is incorrect.

if the given pattern is not inverted → the predictor perfectly predicts N outcomes. ^{no warm-up.}

if " is inverted → the 1st prediction will be missed ^{be} then the remaining are correct. ^{warm-up period (one branch)}