bosnoro68 KJR7 Reg. Register Read I-Mem Reg. File. Mux ALU O. R-type, sops to stops t x ps + 200 ps + 25 ps + 20 ps = 700 ps * @ ld: 30+ ×50+ 150+ 25+200+ 250+ ×5+20 = 950 ps

Reg. I-Mem Reg. Mux ALV D-mem. Mux Reg.

Read file Setup 82019 2020 3 Sd: 30 + 250 + 150 + 200+ 200+ 20 + 25 = 90 1 ps \$\teq \teq \text{Poly} \text{ beq: } \frac{150 + 25 + 2500 + 5 + 25 + 20 -= }{\text{Req. Solup}} \text{AND gate } \text{Req. Solup} 1-type: 30+550+150+55+200+55+20 = 100ps & D longest latency as minimum clock period → 950 ps. add XIS, XIZ, XI Connot reduce # of NOPs. by rearranging. 1 Hazard defeation - instruction following ld x13,4(x15) load uses the result of load. 1 d XIZ, O(XZ) The seg. of instruction does not have three problem by X13, XU, X13 -> The ade works arreally. 51' X17, 0(XIS) cyde WB MZM IF ID ĿΧ add EX MEM WB IF ID ld MEM WB ID EX IF

ID

IF


IF

EX

ID

no stall (no instructions following load use the result of load) -> IF/IDWrite on

MEM WB



D.: Incorrect predicted branch -> z instructions (in IF, ID, ZX stages) furshed percentage of mispredict

Not taken => CPI increases to 1+ 0.55 x z x ox 5 (beig). (at MEM; the branch instruction -) go update PC with the next instruction) (+ 6,25 × 3)× 0.45 = 1.3315 stall cycles mispredict by always-not-taken

1+0125 × 3×015 = 1.1125 × -- half of branch instruction -> ALV instruction -> 12.5% -! the predicted & mispredicted branch are replaced equally -) new CPU: CPI => 1+ 0,125 (1-0,85)=1.01825 CPI no replace => 1+0, >5 (1-0,85)= 1.0375. => 110375 = 1.0184 speedup x (b) Two ADD instructions as a branch pos replaced -> 1 extra cycle out not replaced (outs predicted) > 1 cycle.

out (mis predicted) copieline flush = CPI | new = | + 0.5 × 0.25 × 1 + 0.5 × 0.15 = 1.14375 Speedup = 1.0375 = 0.9|. O. 0.8 × | + 0.2 · X = 0.85 => X = 0.25. (accuracy of z-bit overall accuracy predictor on the >0% of) branch instructions

Not faten = >40% Taken 3 > 60% 3 Stoot from bottom lefe state T, NT, T, T NT NT NT NT. = only hit on the second one >>5% accuracy.

(o l o o) & predictor value (3) repeating pattern: TNT TT NT predictor outcome: TTT (assume starting from the decision can only change when there) L: the decision can only change when there) are two successive wrong predictions : accuracy = 3×100 = 60% if repeating forever, the prediction outcome would be TNTTTNT TNT TTNT In the first 5k predicts, there are 3k correct predicts 力差到的人从 1 For TNT TTNT, a sequential circuit (prediator) to get perfect accuracy (i.e., it outpots TNT TTNT repeatedly). takes. A counter circuit with 3. P-flip-Flops 3.1. > 5 states. are generated.

A control signal: X (input) -> specify branch instruction.

A clock cional: CZ A clock signal : C The state transition occurs only when X = 1The state transition occurs only when X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 1 X = 17 NT T T NT X=0 G(10) X=0

Hence, in general, the predictor should be an N-bit shift register LN = the # of branch outcomes in the target pattern)

The shift register is initialized with the pattern itself (1: 7).

The prediction is the leftmost bit of the shift register.

* The register should be shifted after each predicted branch.

the perfect predictor's output is now always the opposite of
the actual outcome of the branch instruction is accuracy = 0 gs.

The predictor is similar to that in P, except that
it should compare the prediction with the actual susceme,
if will invert (do NOT) all bits in the shift register if the
prediction is incorrect.

The given pattern is not inverted in the predictor perfectly predicts A

be
if the given pattern is not inverted if the prediction will a missed

then the remaining are correct.

Warm-up period (one branch)