HW5 605202068 電駅早 4.31 189 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 X12, 0 IF ID EX MEWB jal ENT IFID . . EXME WB bre X12, X13, TOP IF .. ID EX MEWB ₹ Ni x5, x12, 3 IF .. ID .. EX MEWS add xb, x10, x5 IF . ID EX MEWB ld x7, 0(x6) IF .. ID .. EXMENB 1 d' x29, 8 (x6) - EF . IDEX MEMB 4 ub X70, X7, X29 IF . IP .. . EX ME WB add x31, x11, x5 IF ID GX ME WB X30,0(X31) . JK IF ... ID .. EX ME WB addi x.12, x12, z IF .. ID EX ME WB bre XIZ, X13, TOP IF . ID . EX MEWB IF .. ID EXMENB 5/17 X5 / X12, 3 IF . ID . . EX MEWB add x6, x10, x5 17 x7,00X6) IF .. ID EXMEMB rd IF .. ID .. EX MEWB x29,8(X6) Sub x30, x7, x29 IF .. ID .. EX ME WB add x>1, x11, x5 IF . ID . . . EX ME WB 51 X30, 0(X31) IF ID EX MEWB addi x12, x12,2 IF ID .. EX ME WB bne XIZ, XIZ, TOP IF .. ID BX MEWB IF .. ID .. EX ME WB 511i X5, X12, 5 1 - Essue machine: Z - 255ue maching. sloop 1 starts from 5/1 at cycle 2. ti X12, 0 Jal ENT TOP : 117 X5, X12,3 loop 3 start in ayole 22. x6, X10, X5 add to cycles/loop. x1,0(x6) =1 = 10 cycles/loop x29, 8(x6) x301 X71 X29

(same)

```
3
                                                      be92
                                                              X13, PONE
        begz X13, DONE
                                                      tī
        17 x12,0
                                                              XIZ, 0
                                                 TOP:
      Jal BNT
                                                              X5, X12, 3
                                                      4lli
   TOP:
              X5, X12, 3
                                                     add
                                                              X6, X10, X5
        4lli
        add
              xb, x10, x5
                                                     1.1
                                                              x7, o(x6)
         ld
              x7, 0(x6)
                                                              x31, x11, x5)
                                                    add
                               7 9 cycles/loop.
         61
              x29, 8(x6)
                                                              x29,8(x6)
       addi
              X12, X12, 2
                                                    addi
                                                             x12, x12, 2
              Y30, X7, X29
        Sub
                                                         X30, X7, X29
                                                    Sub
              X31, X11, X5
        add
                                                             x70,06x31)
        41
               x30, 0 (x31)
                                                             XIZ, XB, TOP.
   ENT:
                                                 DONE:
               X12, XB, TOP
        bre
    DONE:
                                       11 12 13 14 15 16 17 (8 19 20 2) 22, 23
  begz XG, DONE IF ID EXMONB!
                 IF ID . EX MEWB
 17
                  IF " ID EX MEWB
51/1 .. X5, X12,3
       X6, X10, X5 IF "ID " BX MEWB
 add
'ld
       x7, ocx6)
                       IF "ID EXMENB
       x311 X111 X6
ada
                       IF "ID EX MEWB
      X29, 8(x6)
                            IF ID EX ME WB
 Wi
                            IF ID EX ME WB
addi
      X12, X12, 2
                              IT ID . TEXTENB
Sub
       x30, x7, x29
                               IFID .. " BX MB WB
41
       x30, 0(x3)
                                IF " " ID EX MENB
       XIZ, XI3, TOP
bne
                                IF " " ID " FX MEWB
       X51 X12,3
411
                                       IF "ID EX ME WB
add
       x6, x10, x5
                                       IF "ID " EX MEWB
       x7, 0(X6)
Ld
                                           If " IP EX MEWB
      X31, X11, X5
add
                                          IF " ID EX MEWB
12.
      x29, 8:(x6)
      -X12/X12/2
                                               IF ID EX MENB
addi
                                              IF ID . EX MENB
      x30, x1, x29
Sub
     x30,0(x31)
                                                  耳· 玩放MEWB
31
                                                  IF " ID BX ME WB
      X12/ X13, TOP
bne
      X5, X12, 3
                                                       IT IS EX ME WB
illi
                                                       IF ID .. EX ME WB
```

LL

x6, X10, X5.

from 3 - 9 cycles/bop. ; from 5 ->. 1.5 cycles/100p. -1 7.5 = 1,2 speedup. 1. begz X13, DONE 1 begz X13, DONG lī X1210 Vī XIZ, 0 addi TOP: x6, x10,0 51/i TOPIL X51 X12, 3 ald X6, X10, X5 x7, 0(x6) add X31, X11, X5 ald X31, X11, X5 11 x7,0(x6) LL x29, 8(x6) x29, 8(x6) 17 slli X5, X12,3 XI, Lb (X6) id 11 X15, 24 (X6) 7 13 yoles. 11 XLZ / 24(XL) X30, X7, X29) sub addi X12, X12, 4 X30, OLX31) 41 X30, X7, X29 Sub X14, X16, X15) Sub 5ub X4, X5, X5 41 x14, 16(x31) 7 X30,0(X31) 51 xb , X10, X5 add 41 x14, 16(x31) bne XIZ, XI3, TOP X12, X13, TOP bne DONE: DONE : 13 cycles/involled = 65 cycles/Loop. 1- issue processor: 9 7.5 cycles/unrolled = 3.75 cycles/loop. 2- issue processor: 6.5 (.73 speedup x Using ide in (3), no further improvement (-! no stalls due to Structural hazards

5.5 4 (8-byte) words / cache block. There are 5 bots in offset -1 2 words/block into an 8-byte word 2). 9~3

7 5 index bifs $\rightarrow z^5 = 3z$ blocks (cache lines) The cache stores: = 32 lines x 4 words/block 8 bytes/word x 8 bits/bytes. With lata, 54 tag bits + 1 valid bits -> 8192+154+1)×32 = 9952 bits on The ration = 9952 = 1,2/18 xx lytes replaced offset H-1/Muss index binary addr. (3) byte address Tag Μ. 0×00 0000 0000 0000 0 X 00 OXO DXOD H. oxof · Xo 4 0000 0000 0100 OXO 6X00 H 0000 0001 0000 OXLO OXO 6XID OXOO 0X84 0000 6000 0600 0×04 0 X 0 DXOY M 0000 1110, 1000 oxe8 OXO 6X07 80X0 M 0000 6010 0000 OXAO M DXD 50X0 OXOD 0 X400 0100 0000 0000 0 X]. DXDD 0000 M 0X00-0X1F oxle 00011110 OX D 0000 OdXo oxle 0 X 400 - 0 × 41 F M 6×04 0000 6000 1100 DXO DX80 0×00 H 0001 1100 OXOLO 1100 OX3. 6×00 DXIC Μ 0 X00 - 0X1F. 1011 0100 OX64 0000 OXO H OXO5 0X14 6x884 1000 0100 1000 DX Z M 0×80-0×9f. 6×04 0×04

1 Hit ratio: 4 = 233.3%

```
O.
     <0,3, Mem Loxcoo] - Mem Tox alf ]>
     24,2, Memcox880] - Mem[0x89f]>
     < 5,0, Mem [oxoao]-Mem Toxobf]>
    < 710, Mem [oxoeo] - Mem [oxoff]>.
5. 10 Cycle time = L1 hit time
    clock rate = Sclock time)
= P1 = Youbbus = 1-51 GHZ
     P2 = 1/0.90ms = 1-11 GHz
  and each instruction requires at least 1 cycle.
AMAT: 1+0,06 x Togo = 5,68 cycles (5,1 ms) &can't divide cycles
  - every mst. takes at least one cycle.
  P1 - 1 + 0.08 × 107 + 0.36 × 0.08 × 107 = 12.64 91
  P2: 1+0108 x 18+0136 x 0108x18 = 7.36 CPI . 0.90 ms/ms
      Lz access takes 9 cycles ([5.62])
 -1 1 + 0:08 (9 + 0:95 × 107) = 9.85 cycles, worse &
```

- The CPI for P1 with an L2 cache = 9.85 + 0.36 x 8.85 = 13.04

 (AMAT + memory percentage x (AMAT-1))
- B AMAT with Lz < AMAT with only L1

 1+0.08 × (9 + x × 107) < 9.56 ⇒ x < 0.916 x
- 1). P1 · AMAT. < P2 AMAT (6.63 mg)
 with L2
 - => CPIp1 × 0.66. < 6.63 → CPIp, < 10.05

Let CPIP, = AMATPI +0136 (AMATPI-1) < 10105

=> AMATP1 < 7.65

-1 x < 0.693.

1+0,08(9+x+107)

The miss rate is at most 69.3%.

| 5.1h | | TLB | |
|-----------|--|------------------------------|---------------|
| D. Allr. | Virtual Page TLB HM. | "Valid teg | physical page |
| 0×1×3 d | 1 TLB miss PT hit/PF | 1 b | lz |
| | | 4 1 | 4 |
| | Ma Alt | 4 3 | 6 |
| | 1 | 1 (Last accesso) | 13 |
| 0×08b3 | o TCB miles | 1 (lest 1) 0 | 5 |
| | PT hat | 1 7 | 4 |
| | 2 14 837 | 1 3 1 (last 0) 1 | 13 |
| 6×3650 | 3 TLB Was | 1 (last 1) 0 | 5 |
| | pr hit | 1 . 7 | 4 |
| | - 1 | 1(lost a) > | 6 |
| | 1 | 1 (lasto) 1 | 13. |
| 0 X8716 | 8 TLB Miss | 1 (last 1) t | 5 |
| | PT hit/PF | 1 (last 3) 8 | 19 |
| | The state of the s | 1 clost 2) 3 | Ь |
| | | 1 (last 0) | 13 |
| 6 x bee 6 | TLB miss | 1 (last 1) 0 | 5 |
| 0 2000 8 | PT hit | 1 clast 3) 8 | 14 |
| | | 1 clast 2) 3 | Ь |
| ** | 12.0 | 1 (last 4) b | 12. |
| 0×3140 | 3 TLB miss pt hot | 1 (last 1) 0 | \$ 11110 |
| | Litari | 1 (lost 3) 8 | 14 |
| | | 1 (last 5) 3 1 (last 4) b | 6 |
| | | I (100) 4) 6 | 12. |

| 8×0040 | TLB miss | 1 clast by c | 15 |
|-------------|--|------------------|---------------|
| | PF | 1 (lost 3) 8 | 14 |
| | | 4 (lost 5) 3 | Ь |
| | | 1 (last 4) b | 12. |
| (2) Allress | Virtual Page TLB HVM | Valid Tag | Physical Page |
| 0x1231 | 1 TLB miss | 1 11 | (Z |
| - | PT hat | 1 7 | 4 |
| | The state of the s | 1 3 | 6 |
| | | 1 classo) o | 5 |
| Dx 08 b3 | D TLB had | 1 1 | 12 |
| | | 1 7 | 4 |
| | | 1 } | Ь |
| | | Illast 1) o | 5 |
| 6×3650 | o TLB hit/PThat | 1 4 | 12 |
| 0 1 100 | | 1 1 | 4 |
| | | 1 1 | 6 11224 |
| | | 1 (last 2) p | |
| 6×8716 | Z TLB miss/PT hit | 1 (last 3) 2 | 5 |
| | PF | 1 1 | 13 |
| | | 1 3 | 4 |
| | | 2 0 | 5 |
| bxbeeb | | | 1 Xive |
| 0,20002 | Z TLB hit/pT his | 1 (last 4) 2 | 13 |
| | | 1 7 | 4 |
| | | 1 1 (led 2) 0 | Ь |
| | -1 D 1 1 /DT 1-1 | | 5 |
| 0×3140 | o TLB hit/PT hit | 1 (lest 4) 2 | r3 |
| | | 1 7 | 4 |
| | | 1 5 | <u>b</u> |
| 6X0040 | or hot. | 1 (last4) z | 13 |
| | pt hot. | 1 | 4 |
| | | 1 (last 5) 3 | 2 |
| | | | |

| | | | 7.20 | but the | fragment usage o | atzon can l f physical | pe settious a memory zs (| nd wt spa | efficient fially ~. |
|------------------------------|---|--------|------|---------|------------------|---------------------------|--|-----------------------|---------------------|
| 3 Z-way Address ox173d | • | Irtual | Page | Tag | Index | TLB YM TLB miss PT hit/PF | Vatid To 1 | Ph ag Pa 2 2 | ge Index 1 |
| 0×0863 | | b | 12 | 0 | 0 | TLB miss/ PT hit | 1 (last o) 0 1 (last 1) 0 1 7 1 3 1 (last o) 0 | -5 4 6 | 1 |
| bx315v | | 3 | | 1 | | B miss/p7hif | 1 clast 2)1 1 clast 2)1 1 3 1 clast 0)1 | .5 -6 | 0 |
| bx811b | | 8 | | 1 | 17 4 | miss/PThit | 1 (last 2) (1 (last 2) (1 (last 3) + 1 (last 0) (| b | 0 1 0 |
| oxbeeb | | b | | 5 | | miss/PT hit | 1 (last 1) 0 1 (last 2) 1 1 (last 3) 4 1 (last 4) 5 | 5 6 14 12 | 0 |
| 0×3(40 | | 7 | | 1 | 1 TLB | nif /PT hif | 1 (last 1) 0 1 (last 3) 1 1 (last 3) 4 1 (last 4) 5 | - 1 | 0 1 0 1 |

A larger page 57Ze -> TLB mlss)

| 6x co 49 | U | | Ь | b | TLB miss | 1 (lest 6) 6 | 15 | D | 100 |
|----------|---|-----|---|---|--------------------------|--------------|----|-----|-----|
| | | | | | PT miss | 1 clast 3) 1 | Ь | 1 | |
| No. | | . j | | | The second of the second | 1 (last 3) 4 | 14 | D | |
| | | | | | | 1 (last 4) 5 | 12 | 1 . | |

| | | | | | | 71 | R | |
|------------|--------------|---------|-----------|--------------------|-------|-----|----------|---|
| 1 Direct n | rapping | | | | | TL | | |
| A Hress | Virtual P | age Tag | Intex | TLB HM | Valid | Tag | Physical | Index |
| 0×1×31 | 1 | 0 | 4 | TLB miss | 1 | b | 12 | D |
| I I Pa | | | | PT hot/PF | 1 | 0 | 13 | 1 |
| | | | 1 1 | | 1 | 3 | Ь | 2 |
| 1 1 | | | | | 0 | 4 | 9 | 3 |
| 0×0863 | D | D | 0 | TLB miss PT hit | 1 | 0 | 5 | D |
| | | | | 10111 | 1 | 0 | 13 6 | 2 |
| | | | dell t | | 0 | 3 | 9 | 3 |
| hvale | Light of the | D | 3 T | LB miss. | 1 | D | 5 | b |
| 6×3650 | | U | , | LB miss pt hit | 1 | D D | B | t |
| | 600 | | | | 1 | 3 | 6 | ۷ |
| | | | | | 1 | 0 | 6 | 3 |
| 7.0011 | 8 | | o T4 | 3 miss | 4 | 2 | 14 | D |
| 9118x0 | Δ | 2 | | hit/PF | 1 | ט | 13 | (|
| | | | | | | 3 | 6. | 2 |
| | 112 | | | | 1 | 0 | 6 | > . • • • • • • • • • • • • • • • • • • |
| bxbeeb | | ~ | 3 748 | miss | 1 | Z | 14 | D |
| 0x beep | a division s | | P | 7 47 | - | O | 13 | (|
| | | | | | 1 . | 3 | 6 | 2 |
| | | 1171 | TIR | 1-4 | | 2 | 12 | 3 |
| 5×3140 | 3 | 0 3 | TLB PT | hit | - | | 4 |) |
| | | | | | 1 4 | | •/ | |
| | | | | | 1 3 | | b 2 | |
| | | | | | ا د | | b : | · · |
| | | | | | | | | |

TLB miss 1 3 13 PT miss/PF 1 0 13 If there were no TLB, almost every memory access will takes two accesses to got the Lata: one to page table, followed by an access to the requested data in RAM* 6.7 D For. four processors in SMP. Z 1 v (core 3 = init w to 1; core 4: do nothing get) 2 3 0 (6040 3: add x to w) 2 5 0 late 3 add y to w) Gre 4: all x to Z 2 3 2 2 5 Z 2 (ore 4: add y to Z. 2 3 2 5 2) Use: Synchronization on instructions: after each operation st. all cores see the same values on all variables. XI

| D. | Gore 1 on th | vreod X | Core 2 | on Thread | Y. |
|----|--------------|-----------|--------|-----------|----|
| J | A3, | | B1 | ,B4 | |
| r | A1,A2 | ومراه أهل | B1 | ., BF | |
| 3 | A1, A4 | | THE P | 32/1 | |
| + | A1, [] | | B | 3,1-1 | |

4 cycles to execute, 4 issue slots are wasted of

@ Same as 1)

| (E) gyde | FU1 | FUZ | p day | Dayle | VFU1 | FUZ | |
|----------|----------|----------|-------|--------------|-----------|------------|---------|
| gde! | A1 | AZ | | J | Al | B1 | |
| me v. S. | A1 | [_] | | .5 | A1 | B1 | |
| | 41 | | | <u> </u> | AI | BZ | |
| | B1 | B4 | | | AZ | B3 | |
| | B1 | 84 | | | A3 | B4. | |
| | A3 | - ' | | | A4 | B+ | |
| | A4 | - ' - ' | | | 74 | P | |
| | B2 B3 | (nutex] | | 1 12 20 21 2 | 6 gales 1 | no slots | wosted. |
| 9 | | L 345118 | | (X | | X \ | |

9 cycles, 6 issue slots are wasted &

Computer Architecture – Homework 5

Tony G. Liu b05202068

January 18, 2021

1 Handwritten

Shown above.

2 Programming

2.1 Observing cache behavior

The cycle counts for different confiurations over different workloads.

| | dhrystone | median | multiply | qsort | rsort | towers | vvadd |
|-----------|-----------|--------|----------|--------|---------------|--------|----------|
| config 1 | 557936(4) | 8863 | 44964 | 269251 | 900737(3) | 7497 | 11830(1) |
| config 2 | 539075 | 8817 | 44947 | 257841 | 902477 | 7497 | 5053(1) |
| config 3 | 542214 | 8881 | 45032 | 257034 | 911861(2),(3) | 7577 | 4808 |
| config 4 | 545513 | 8864 | 45111 | 254099 | 884849(2) | 7577 | 4653 |
| config 5 | 527386 | 8864 | 45112 | 254384 | 885937 | 7577 | 4653 |
| config 6 | 574790(4) | 8789 | 44900 | 269251 | 901048 | 7457 | 11830 |
| config 7 | 582962(4) | 8789 | 44892 | 269342 | 900876 | 7476 | 11808 |
| config 8 | 551369 | 9337 | 45091 | 274111 | 1025081 | 7485 | 12795 |
| config 9 | 551704 | 9315 | 45096 | 274363 | 1026321 | 7485 | 12872 |
| config 10 | 552352 | 9292 | 45101 | 274172 | 1026003 | 7499 | 13006 |
| config 11 | 546999 | 9390 | 45127 | 275235 | 1031835 | 7501 | 12648 |
| config 12 | 549202(5) | 9330 | 45112 | 263335 | 1051311 | 7606 | 5476 |
| config 13 | 547674(5) | 9361 | 45244 | 263814 | 1051300 | 7599 | 5541 |

- (1): Config 1 uses direct mapping in Dcache, while config 2 is 2-way associative. The latter has higher hit rate compared to the former. And therefore the cycle counts reduce to half of that of the former.
- (2): Config 3 uses random replacement policy, while config 4 uses LRU. Both of them use the same 4-way mapping, and since random replacement is an approximate for LRU, their cycle counts are closed. (But random policy could cause higher miss rate)
- (3): Config 1 is direct mapping in Dcache, while config 3 is 4-way associative. The cycle count is slightly higher in config 3 because 4-way mapping requires more searching time of blocks within a set. The loop in the workload **rsort** is not too long, and hence the miss rate could be low compared to **vvadd**. Therefore, the cycle count won't decrease to 1/4 of that in config 1.
- (4): The difference betwenn config 1, 6, 7 is their L1 Icache mapping function, which is 1-, 2-, 4-way mapping. Icache stores instuctions for PC to fetch, normally if there are not too many branches, Icache won't give too much speedup. On the other hand, the cycle count is higher in config 7 since the searching time within a set is longer.
- (5): Config 12 and 13 are different in L2 cache bank. The L2 cache supports both L1 Dcach and Icache miss. Hence the one with more banks means the bandwidth of the cache and the number of parallel access

increase. Hence, the cycle count in config 13 is lower.

The pmp.c deals with the paging in vitual memory.

The mt-matmul: The cycle counts decrease linearly, since as the cores number increases, the speedup will also increase linearly.

| | cycle counts | cycles/iter | CPI |
|---------|--------------|-------------|-----|
| 1 core | 180192 | 43.9 | 6.5 |
| 2 cores | 92287 | 22.5 | 6.2 |
| 4 cores | 48239 | 11.7 | 6.5 |

2.2 Cache and matrix multiplication

I use blocking to reduce cache miss rate. By blocking, I could reuse the data in cache to compute the matrix elements that appear in the reuse pattern. On top of that, loop unrolling is also used. The miss rate did decrease from 52.258% to 3.326%. And the cycle count drops from the original 3544288 to 3047291.

```
atmul(cid, nc, 64, input1_data, input2_data, results_data); barrier(nc): 3047291 cyc
  11.6 cycles/iter, 7.9 CPI
                          14721932
 Bytes Read:
                          1074493
 Bytes Written:
                          3634519
 Read Accesses:
 Write Accesses:
                          269245
 Read Misses:
                          90839
 Write Misses:
 Writebacks:
                          62087
 Miss Rate:
 Bytes Read:
                          24113916
 Bytes Written:
 Read Accesses:
                          7825040
 Write Accesses:
                          116
 Read Misses:
 Write Misses:
 Writebacks:
                          0.001%
  Miss Rate:
```

2.3 Architecture and Security

1. Exploiting conditional branch misprediction: let attacker to read arbitrary memory from another process.

Consider the following code:

```
if (x < array1_size)
    y = array2[array1[x]*4096];
</pre>
```

The bound check may leads to incorrect prediction. An attacker might exploit this by choosing an out-of-bounds x s.t. array1[x] is a secret byte k in victim's memory, with $array1_size$ and array2 uncached. Since x in the previous operations were valid, the branch predictor will take the branch. So speculative execution continues and uses k to get the address array2[k*4096], and sends a request to read the address. Attacker can then know the value of array2[k*4096] by measuring the response time in cache for the address.

- 2. Poisoning indirect branches: The adversary could mistrains the branch predictor with malicious destination branch s.t. speculative execution continues at a location chosen by the adversary.
 - 3. Mitigate Spectre Attacks:
 - Serializing (Speculation blocking instruction): Encure instructions within the block are not executed speculatively

- Replacing array bounds checking with index masking: Apply a bit mask to the index, which can limit the distance of the bounds violation, preventing access to secret data.
- ullet Retpolines: A code sequence that replaces indirect branches with return instructions. This can prevent branch poisoning.