

4.31

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
li x12, 0	IF	ID	EX	MEM	WB																							
jal ENT	IF	ID	EX	MEM	WB																							
bne x12, x13, TOP	IF	ID	EX	MEM	WB																							
slli x5, x12, 3	IF	ID	EX	MEM	WB																							
add x6, x10, x5	IF	ID	EX	MEM	WB																							
ld x7, 0(x6)	IF	ID	EX	MEM	WB																							
ld x29, 8(x6)	IF	ID	EX	MEM	WB																							
sub x30, x7, x29	IF	ID	EX	MEM	WB																							
add x31, x11, x5	IF	ID	EX	MEM	WB																							
sd x30, 0(x31)	IF	ID	EX	MEM	WB																							
addi x12, x12, 2	IF	ID	EX	MEM	WB																							
bne x12, x13, TOP	IF	ID	EX	MEM	WB																							
slli x5, x12, 3	IF	ID	EX	MEM	WB																							
add x6, x10, x5	IF	ID	EX	MEM	WB																							
ld x7, 0(x6)	IF	ID	EX	MEM	WB																							
ld x29, 8(x6)	IF	ID	EX	MEM	WB																							
sub x30, x7, x29	IF	ID	EX	MEM	WB																							
add x31, x11, x5	IF	ID	EX	MEM	WB																							
sd x30, 0(x31)	IF	ID	EX	MEM	WB																							
addi x12, x12, 2	IF	ID	EX	MEM	WB																							
bne x12, x13, TOP	IF	ID	EX	MEM	WB																							
slli x5, x12, 3	IF	ID	EX	MEM	WB																							

② 1-issue machine:

li x12, 0
jal ENT
TOP:
slli x5, x12, 3
add x6, x10, x5
ld x7, 0(x6)
ld x29, 8(x6)
nop
sub x30, x7, x29
(same)

10 cycles/loop.

2-issue machine

loop 1 starts from slli at cycle 2.

loop 3 start in cycle 22.

$$\therefore \frac{22-2}{2} = 10 \text{ cycles/loop}$$

③ beqz x13, DONE
li x12, 0
jal ENT

TOP:
slli x5, x12, 3
add x6, x10, x5
ld x7, 0(x6)
ld x29, 8(x6)
addi x12, x12, 2
sub x30, x7, x29
add x31, x11, x5
sd x30, 0(x31)


ENT:
bne x12, x13, TOP

→ 9 cycles/loop.

④ beqz x13, DONE
li x12, 0

TOP:
slli x5, x12, 3 } $i = i \ll 3$
add x6, x10, x5 } $a + i$
ld x7, 0(x6) }
add x31, x11, x5 } $b + i$
ld x29, 8(x6) }
addi x12, x12, 2 }
sub x30, x7, x29 }
sd x30, 0(x31) }
bne x12, x13, TOP

DONE:



⑥. from ③ \rightarrow 9 cycles/loop ; from ⑤ \rightarrow 7.5 cycles/loop.

$$\therefore \frac{9}{7.5} = 1.2 \text{ speedup.}$$

⑦. beqz x13, DONE
li x12, 0

TOP:

slli x5, x12, 3

add x6, x10, x5

add x31, x11, x5

ld x7, 0(x6)

ld x29, 8(x6)

ld x5, 16(x6)

ld x15, 24(x6)

addi x12, x12, 4

sub x30, x7, x29

sub x14, x5, x15

sd x30, 0(x31)

sd x14, 16(x31)

bne x12, x13, TOP

DONE:

\rightarrow 13 cycles.

⑧ beqz x13, DONE
li x12, 0

addi x6, x10, 0

TOP

ld x7, 0(x6) }

add x31, x11, x5 }

ld x29, 8(x6) }

slli x5, x12, 3 }

ld x15, 24(x6) }

sub x30, x7, x29 }

sd x30, 0(x31) }

sub x14, x16, x15 }

sd x14, 16(x31) }

add x6, x10, x5 }

bne x12, x13, TOP

DONE:

⑨ 1-issue processor: $\frac{13 \text{ cycles}}{\text{unrolled iteration}} = 6.5 \text{ cycles/loop.}$


2-issue processor: $\frac{7.5 \text{ cycles}}{\text{unrolled iteration}} = 3.75 \text{ cycles/loop.}$


$$\therefore \frac{6.5}{3.75} = 1.73 \text{ speedup}$$

⑩ Using code in ⑧, no further improvement (\because no stalls due to structural hazards)

5.5

① 4 (8-byte) words / cache block.

∴ there are 5 bits in offset :  ∴ 2^2 words / block

② $9 \sim 5$
 → 5 index bits → $2^5 = 32$ blocks (cache lines)

③

The cache stores : 32 lines \times 4 words / block \times 8 bytes / word \times 8 bits / bytes
 $= 8192$ bits

With data, 54 tag bits + 1 valid bits → $8192 + (54 + 1) \times 32 = 9952$ bits lines.

∴ The ratio = $\frac{9952}{8192} \approx 1.2148$

byte address	binary addr.	tag	index	offset	Hit/Miss	bytes replaced
0x00	0000 0000 0000	0x0	0x00	0x00	M.	
0x04	0000 0000 0100	0x0	0x00	0x04	H.	
0x10	0000 0001 0000	0x0	0x00	0x10	H	
0x84	0000 1000 0100	0x0	0x04	0x04	M	
0xe8	0000 1110 1000	0x0	0x07	0x08	M	
0xa0	0000 1010 0000	0x0	0x05	0x00	M	
0x400	0100 0000 0000	0x1	0x00	0x00	M	0x00 - 0x1f
0x1e	0000 0001 1110	0x0	0x00	0x1e	M	0x400 - 0x41f
0x8c	0000 1000 1100	0x0	0x04	0x0c	H	
0xc1c	1100 0001 1100	0x3	0x00	0x1c	M	0x00 - 0x1f
0xb4	0000 1011 0100	0x0	0x05	0x14	H	
0x884	1000 1000 0100	0x2	0x04	0x04	M	0x80 - 0x9f

⑤ Hit ratio : $\frac{4}{12} = 33.3\%$

- ⑥
- $\langle 0, 3, \text{Mem}[0xc00] - \text{Mem}[0xc1f] \rangle$
 - $\langle 4, 2, \text{Mem}[0x880] - \text{Mem}[0x89f] \rangle$
 - $\langle 5, 0, \text{Mem}[0x0a0] - \text{Mem}[0x0bf] \rangle$
 - $\langle 7, 0, \text{Mem}[0x0e0] - \text{Mem}[0x0ff] \rangle$ ✗

5.10

① Cycle time = L1 hit time

clock rate = $\frac{1}{\text{clock time}}$

∴ P1 = $\frac{1}{0.66 \text{ ns}} = 1.51 \text{ GHz}$

P2 = $\frac{1}{0.9 \text{ ns}} = 1.11 \text{ GHz}$

$$\frac{\text{memory access time}}{\text{L1 hit time}}$$

② ∴ $\text{AMAT} = (\text{time for a hit} + \text{miss rate} \times \text{miss penalty})$
and each instruction requires at least 1 cycle.

P1: $\rightarrow \text{AMAT} : 1 + 0.08 \times \left\lceil \frac{70}{0.66} \right\rceil = 9.56 \text{ cycles. (or } 6.26 \text{ ns)}$

P2: $\text{AMAT} : 1 + 0.06 \times \left\lceil \frac{70}{0.90} \right\rceil = 5.68 \text{ cycles (} 5.1 \text{ ns)}$ ✗

↑
can't divide cycles

③

P1: 12.64 CPI ; 8.34 ns/inst

P2: 7.36 CPI ; 6.63 ns/inst ✗ \rightarrow P2 is faster.

∴ every inst. takes at least one cycle.

P1 = $1 + 0.08 \times 107 + 0.36 \times 0.08 \times 107 = 12.64 \text{ CPI}$ $\frac{0.66 \text{ ns/cycle}}{\text{CPI}} \rightarrow 8.34 \text{ ns/inst}$

P2: $1 + 0.08 \times 78 + 0.36 \times 0.08 \times 78 = 7.36 \text{ CPI}$ $\frac{0.9 \text{ ns/cycle}}{\text{CPI}} \rightarrow 6.63 \text{ ns/inst}$

④ L2 access takes 9 cycles $\left(\left\lceil \frac{5.62}{0.66} \right\rceil \right)$.

∴ $1 + \underbrace{0.08}_{\text{miss rate}} \left(9 + \underbrace{0.95}_{\text{L2 miss}} \times \underbrace{107}_{\text{memory lookup}} \right) = 9.85 \text{ cycles, worse}$ ✗

⑤

The CPI for P1 with an L2 cache = $9.85 + 0.36 \times 8.85 = 13.04$
 $(AMAT + \text{memory percentage} \times (AMAT - 1))$

⑥

AMAT with L2 < AMAT with only L1

$$1 + 0.08 \times (9 + x \times 107) < 9.56 \Rightarrow x < 0.916$$

⑦

P1 AMAT. < P2 AMAT (6.63ns)
 with L2

\Rightarrow

$$CPI_{P1} \times 0.66 < 6.63 \rightarrow CPI_{P1} < 10.05$$

$$\text{but } CPI_{P1} = AMAT_{P1} + 0.36(AMAT_{P1} - 1) < 10.05$$

$$\Rightarrow AMAT_{P1} < 7.65$$

||

$$\therefore x < 0.693$$

$$1 + 0.08(9 + x \times 107)$$

The miss rate is at most 69.3%.

5.16.

TLB.

Addr.	Virtual Page	TLB H/M.	valid	tag	physical page
0x123d	1	TLB miss PT hit/PF	1	6	12
			1	7	4
			1	3	6
			1	1	13
			(last access)		
0x08b3	0	TLB miss PT hit	1 (last 1)	0	5
			1	7	4
			1	3	6
			1 (last 0)	1	13
0x3b5c	3	TLB miss PT hit	1 (last 1)	0	5
			1	7	4
			1 (last 2)	3	6
			1 (last 0)	1	13
0x871b	8	TLB miss PT hit/PF	1 (last 1)	0	5
			1 (last 3)	8	14
			1 (last 2)	3	6
			1 (last 0)	1	13
0xbec6	6	TLB miss PT hit	1 (last 1)	0	5
			1 (last 3)	8	14
			1 (last 2)	3	6
			1 (last 4)	6	12
0x3140	3	TLB miss PT hit	1 (last 1)	0	5
			1 (last 3)	8	14
			1 (last 5)	3	6
			1 (last 4)	6	12

0xc040

C

TLB miss
PT hit
PF

1 (last 6)

C

15

1 (last 3)

8

14

1 (last 5)

3

6

1 (last 4)

6

12.

② Address	Virtual Page	TLB H/M	Valid	Tag	Physical Page
0x123d	1	TLB miss PT hit	1	11	12
			1	7	4
			1	3	6
			1 (last 0)	0	5
0x08b3	0	TLB hit	1	11	12
			1	7	4
			1	3	6
			1 (last 1)	0	5
0x7b5c	0	TLB hit / PT hit	1	11	12
			1	7	4
			1	3	6
			1 (last 2)	0	5
0x871b	2	TLB miss / PT hit PF	1 (last 3)	2	13
			1	7	4
			1	3	6
			2	0	5
0xb6eb	2	TLB hit / PT hit	1 (last 4)	2	13
			1	7	4
			1	3	6
			1 (last 2)	0	5
0x7140	0	TLB hit / PT hit	1 (last 4)	2	13
			1	7	4
			1	3	6
			5	0	5
0xc040	3	TLB hit / PT hit.	1 (last 4)	2	13
			1	7	4
			1 (last 6)	3	6
			1 (last 5)	0	5

A larger page size \rightarrow TLB miss \downarrow

but fragmentation can be serious and efficient the usage of physical memory is not spatially \wedge .

③ 2-way associative

Address	Virtual Page	Tag	Index	TLB H/M	Valid	Tag	Phy. Page	Index
0x123d	1	0	1	TLB miss PT hit/PF	1	6	12	1
					1	7	4	0
					1	3	6	1
					1 (last 0)	0	13	0
0x08b3	0	0	0	TLB miss/ PT hit	1 (last 1)	0	5	0
					1	7	4	1
					1	3	6	0
					1 (last 0)	0	13	1
0x3b50	3	1	1	TLB miss/PT hit	1 (last 1)	0	5	0
					1 (last 2)	1	6	1
					1	3	6	0
					1 (last 0)	1	13	1
0x871b	8	4	0	TLB miss/PT hit PF	1 (last 1)	0	5	0
					1 (last 2)	1	6	1
					1 (last 3)	4	14	0
					1 (last 0)	1	13	1
0xbecb	6	5	1	TLB miss/PT hit	1 (last 1)	0	5	0
					1 (last 2)	1	6	1
					1 (last 3)	4	14	0
					1 (last 4)	5	12	1
0x3140	3	1	1	TLB hit / PT hit	1 (last 1)	0	5	0
					1 (last 5)	1	6	1
					1 (last 3)	4	14	0
					1 (last 4)	5	12	1

0X C049

c

6

0

TLB miss
PT miss
PF

1 (last 6) 6
1 (last 5) 1
1 (last 3) 4
1 (last 4) 5

15
6
14
12

0
1
0
1

④ Direct mapping.

Address	Virtual Page	Tag	Index	TLB H/M	TLB			
					Valid	Tag	Physical Page	Index
0X123d	1	0	1	TLB miss PT hit/PF	1	6	12	0
					1	0	13	1
					1	3	6	2
					0	4	9	3
0X08b3	0	0	0	TLB miss PT hit	1	0	5	0
					1	0	13	1
					1	3	6	2
					0	4	9	3
0X2b5c	3	0	3	TLB miss PT hit	1	0	5	0
					1	0	13	1
					1	3	6	2
					1	0	6	3
0X811b	8	2	0	TLB miss PT hit/PF	1	2	14	0
					1	0	13	1
					1	3	6	2
					1	0	6	3
0Xbee6	6	2	3	TLB miss PT hit	1	2	14	0
					1	0	13	1
					1	3	6	2
					1	2	12	3
0X3140	3	0	3	TLB hit PT hit	1	2	14	0
					1	0	13	1
					1	3	6	2
					1	0	6	3

0xc049	c	3	0	TLB miss	1	3	15	0
				PT miss/PF	1	0	13	1
					1	3	6	2
					1	0	6	3.

⑤ If there were no TLB, almost every memory access will take two accesses to get the data: one to page table, followed by an access to the requested data in RAM.*

6.7 ① For. four processors in SMP.

x	y	w	z	
2	2	1	0	(core 3: init w to 1; core 4: do nothing yet)
2	2	3	0	(core 3: add x to w)
2	2	5	0	(core 3: add y to w)
2	2	1	2	
2	2	3	2	} core 4: add x to z
2	2	5	2	
2	2	1	4	
2	2	3	4	} core 4: add y to z.
2	2	5	4	

② Use synchronization on instructions:
 (mutex) after each operation
 s.t. all cores see the same values on all variables. x1

6.9

① Core 1 on Thread X Core 2 on Thread Y.

cycle	Core 1 on Thread X	Core 2 on Thread Y
1	A3, []	B1, B4
2	A1, A2	B1, B4
3	A1, A4	B2, []
4	A1, []	B3, []

4 cycles to execute, 4 issue slots are wasted xx

② Same as ①

③ cycle	FU1	FU2	④ cycle	FU1	FU2
	A1	A2		A1	B1
	A1	[]		A1	B1
	A1	[]		A1	B2
	B1	B4		A2	B3
	B1	B4		A3	B4
	A3	[]		A4	B4
	A4	[]			
	B2	[]			
	B3	[]			

6 cycles, no slots wasted. xx

9 cycles, 6 issue slots are wasted xx

Computer Architecture – Homework 5

Tony G. Liu b05202068

January 18, 2021

1 Handwritten

Shown above.

2 Programming

2.1 Observing cache behavior

The cycle counts for different configurations over different workloads.

	dhystone	median	multiply	qsort	rsort	towers	vvadd
config 1	557936(4)	8863	44964	269251	900737(3)	7497	11830(1)
config 2	539075	8817	44947	257841	902477	7497	5053(1)
config 3	542214	8881	45032	257034	911861(2),(3)	7577	4808
config 4	545513	8864	45111	254099	884849(2)	7577	4653
config 5	527386	8864	45112	254384	885937	7577	4653
config 6	574790(4)	8789	44900	269251	901048	7457	11830
config 7	582962(4)	8789	44892	269342	900876	7476	11808
config 8	551369	9337	45091	274111	1025081	7485	12795
config 9	551704	9315	45096	274363	1026321	7485	12872
config 10	552352	9292	45101	274172	1026003	7499	13006
config 11	546999	9390	45127	275235	1031835	7501	12648
config 12	549202(5)	9330	45112	263335	1051311	7606	5476
config 13	547674(5)	9361	45244	263814	1051300	7599	5541

(1): Config 1 uses direct mapping in Dcache, while config 2 is 2-way associative. The latter has higher hit rate compared to the former. And therefore the cycle counts reduce to half of that of the former.

(2): Config 3 uses random replacement policy, while config 4 uses LRU. Both of them use the same 4-way mapping, and since random replacement is an approximate for LRU, their cycle counts are closed. (But random policy could cause higher miss rate)

(3): Config 1 is direct mapping in Dcache, while config 3 is 4-way associative. The cycle count is slightly higher in config 3 because 4-way mapping requires more searching time of blocks within a set. The loop in the workload **rsort** is not too long, and hence the miss rate could be low compared to **vvadd**. Therefore, the cycle count won't decrease to 1/4 of that in config 1.

(4): The difference between config 1, 6, 7 is their L1 Icache mapping function, which is 1-, 2-, 4-way mapping. Icache stores instructions for PC to fetch, normally if there are not too many branches, Icache won't give too much speedup. On the other hand, the cycle count is higher in config 7 since the searching time within a set is longer.

(5): Config 12 and 13 are different in L2 cache bank. The L2 cache supports both L1 Dcache and Icache miss. Hence the one with more banks means the bandwidth of the cache and the number of parallel access

increase. Hence, the cycle count in config 13 is lower.

The `pmp.c` deals with the paging in virtual memory.

The `mt-matmul`: The cycle counts decrease linearly, since as the cores number increases, the speedup will also increase linearly.

	cycle counts	cycles/iter	CPI
1 core	180192	43.9	6.5
2 cores	92287	22.5	6.2
4 cores	48239	11.7	6.5

2.2 Cache and matrix multiplication

I use blocking to reduce cache miss rate. By blocking, I could reuse the data in cache to compute the matrix elements that appear in the reuse pattern. On top of that, loop unrolling is also used. The miss rate did decrease from 52.258% to 3.326%. And the cycle count drops from the original 3544288 to 3047291.

```
matmul(cid, nc, 64, input1_data, input2_data, results_data); barrier(nc): 3047291 cycles, 11.6 cycles/iter, 7.9 CPI
D$ Bytes Read:      14721932
D$ Bytes Written:    1074493
D$ Read Accesses:    3634519
D$ Write Accesses:    269245
D$ Read Misses:      90839
D$ Write Misses:     38992
D$ Writebacks:       62087
D$ Miss Rate:        3.326%
I$ Bytes Read:       24113916
I$ Bytes Written:     0
I$ Read Accesses:    7825040
I$ Write Accesses:    0
I$ Read Misses:      116
I$ Write Misses:     0
I$ Writebacks:       0
I$ Miss Rate:        0.001%
```

2.3 Architecture and Security

1. Exploiting conditional branch misprediction: let attacker to read arbitrary memory from another process.

Consider the following code:

```
1  if (x < array1_size)
2      y = array2[array1[x]*4096];
3
```

The bound check may leads to incorrect prediction. An attacker might exploit this by choosing an out-of-bounds `x` s.t. `array1[x]` is a secret byte `k` in victim's memory, with `array1_size` and `array2` uncached. Since `x` in the previous operations were valid, the branch predictor will take the branch. So speculative execution continues and uses `k` to get the adres `array2[k*4096]`, and sends a request to read the address. Attacker can then know the value of `array2[k *4096]` by measuring the response time in cache for the address.

2. Poisoning indirect branches: The adversary could mistrains the branch predictor with malicious destination branch s.t. speculative execution continues at a location chosen by the adversary.

3. Mitigate Spectre Attacks:

- Serializing(*Speculation blocking* instruction): Encure instructions within the block are not executed speculatively

- Replacing array bounds checking with index masking: Apply a bit mask to the index, which can limit the distance of the bounds violation, preventing access to secret data.
- *Retpolines* : A code sequence that replaces indirect branches with return instructions. This can prevent branch poisoning.