

## INSTITUTE OF MICROELECTRONICS

360.252 COMPUTATIONAL SCIENCE ON MANY-CORE ARCHITECTURES

# Exercise 9

Author: Peter Holzner, 01426733

Submission: January 12, 2021

## Contents

1	OpenMP	
2	Transpose	
	2.1 Fixing my friend's kernel	
	2.2 Blockwise in place transposition	
	2.3 Naive vs Blockwise transposition - Results	
9	Code and Kernels	

### 1 OpenMP

Code listings for this task:

• OpenMP benchmark: Listing 1

My results weren't too promising. In Fig. 1, the runtime of each version is plotted on the left hand side. On the right side, the speedup of the OpenCL and CUDA versions<sup>1</sup> is shown with the OMP version acting as the reference. As you can clearly see, the OMP version is slower by roughly 1 to 2 orders of magnitude.

OMP was quite easy and comfortable to use - except for one detail - though compared to OpenCL or even basic CUDA (custom kernels and not libraries), at least for this simple program. Copying data to the device was a bit cumbersome when working with std::vector as a container. I had to explicitly declare and initialize a pointer to the underlying array to be able to use it in the OMP-for-loop (the map directive would not accept anything else). OMP relies on precompiler directives so there are some limitations.

### OMP vs OpenCL vs CUDA




Fig. 1. Runtimes of the OMP dot product compared to my custom OpenCL and CUDA kernels on the left hand side. The right hand side shows the speedup of the OpenCL and CUDA versions compared to the OMP version.

<sup>&</sup>lt;sup>1</sup>Runtimes for these two taken from exercise 8.

### 2 Transpose

• OpenMP benchmark: Listing 2

blabla

#### 2.1 Fixing my friend's kernel

My friend made a couple mistakes. First, he forgot to deallocate (free()/cudaFree()) his memory - that is how you make kitties cry! -, but that happens and is what cuda-memcheck (and valgrind) is for. Second, he set the grid\_size incorrectly. Third, I thought that his kernel shouldn't work at all due to how he programmed the switching of the values, but it does and I don't understand why. Either way, my "fixed" version performs similarly in terms of runtime and works correctly, too.

```
// missing deallocations
2
   free(A);
3
   cudaFree(cuda_A);
   // wrong grid size
   uint grid_size_old = (N+BLOCK_SIZE)/BLOCK_SIZE;
6
   uint grid_size = (N*N+BLOCK_SIZE)/BLOCK_SIZE;
7
9
   /**My friend's kernel
10
    */
11
    __global__
   void transpose_original(double *A, uint N)
12
13
     uint t_idx = blockIdx.x*blockDim.x + threadIdx.x;
14
15
     uint row_idx = t_idx / N;
16
     uint col_idx = t_idx % N;
17
18
     if (row_idx < N && col_idx < N)</pre>
        A[row_idx * N + col_idx] = A[col_idx * N + row_idx];
19
20 }
21
22
   /** "fixed"
23
    */
   __global__
25
   void transpose(double *A, uint N)
26
     uint t_idx = blockIdx.x*blockDim.x + threadIdx.x;
27
28
     uint row_idx = t_idx / N;
     uint col_idx = t_idx % N;
29
30
     if (row_idx < N && col_idx < N</pre>
31
32
        && col_idx < row_idx
        && t_idx < N*N)
33
34
        double tmp = A[row_idx * N + col_idx];
35
        A[row_idx * N + col_idx] = A[col_idx * N + row_idx];
36
        A[col_idx * N + row_idx] = tmp;
37
38
39 }
```

#### 2.2 Blockwise in place transposition

References used for this part of the exercise:

- https://developer.nvidia.com/blog/efficient-matrix-transpose-cuda-cc/
- https://developer.nvidia.com/blog/using-shared-memory-cuda-cc/
- https://forums.developer.nvidia.com/t/efficient-in-place-transpose-of-multiple-square-fl 34327/4

I will use the term used by NVIDIA to describe the 16x16 blocks and call them tiles. Assumptions:

- Tile size TILE DIM = 16
- Matrices are square of dimensions N x N
- N is a multiple of TILE\_DIM = 16 (benchmarked with N = 512, 1024, 2048, 4096, 8192)

My first idea was to spawn thread blocks with 16 threads and have them each work on one row of the tile:

```
// TILE_DIM = 16
   // BLOCK_SIZE = 16
   // --> each thread will work on 1 row
3
4
    __global__
   void transpose_blockwise(double *A, uint N)
5
6
7
     // Operating on a per Thread-Block basis
      __shared__ double tile_ur[TILE_DIM][TILE_DIM+1];
8
9
     __shared__ double tile_ll[TILE_DIM][TILE_DIM+1];
10
     uint x = blockIdx.x * TILE_DIM;
11
12
     uint y = blockIdx.y * TILE_DIM;
     uint tid = threadIdx.x;
13
     uint stride = TILE_DIM / blockDim.x;
14
15
     bool is_ondiag = (x == y) ? true : false;
16
17
18
     if (blockIdx.y >= blockIdx.x) {
19
        if (is_ondiag)
20
          // copy to shared
21
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
22
23
            tile_ur[j][tid] = A[(y + tid)*N + j + x];
24
25
26
27
          // sync
28
          __syncthreads();
29
          // copy from shared
30
31
32
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
33
          {
            A[(y + tid)*N + j + x] = tile_ur[threadIdx.x][j];
34
35
          }
        }
36
37
        else if (!is_ondiag)
38
39
          // copy to shared
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
40
41
            tile_ur[j][tid] = A[(y + tid)*N + j + x];
42
            tile_ll[j][tid] = A[(x + tid)*N + j + y];
43
44
45
          // sync
46
```

```
47
          __syncthreads();
48
49
          // copy from shared
50
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
51
52
            A[(y + tid)*N + j + x] = tile_ll[threadIdx.x][j];
53
54
            A[(x + tid)*N + j + y] = tile_ur[threadIdx.x][j];
55
        }
56
57
      }
58
   }
```

Unfortunately, that doesn't work very well (=slow) due to the small number of threads in each block. In fact, this version is even slower than the naive approach. My next step would've been to spawn more threads per block (say 32) and have 2 working on one row of the tile - first steps in that direction are the index stride in the for loops above.

However, why reinvent the wheel? Especially, when someone else already has made a better version anyway. I came across a NVIDIA Developer Blog entry (see references above), that talked about just this problem, and an entry on the forums that talked about an in-place version. The optimized (coalesced) block transpose algorithm is shown below. I adapted it slightly, so it is more easily comparable to my own (first) version above - as you can see below it's essentially almost the same. Here, memory accesses are properly coalesced for each warp so they can be optimized by the device.

```
/**coalesced block transpose
2
3
    * I slightly reworked their kernel to better compare it to my own version
5
    * I did it mainly to understand their kernel and I thought it would
6
    * also interesting for the documentation to illustrate why
     * their approach is better/faster/stronger (Daft Punk would be proud).
8
9
    * Author: Robert Crovella (Nvidia Developer Forum Moderator)
10
11
    * Reference:
      - https://forums.developer.nvidia.com/t/efficient-in-place-transpose-of-multiple-square-
12
        float-matrices/34327/4
13
14
    __global__ void iptransposeCoalesced(double *data, uint N)
15
     // TILE_DIM = 16
16
     // BLOCK_ROWS_NV = 8
17
     // --> each thread will work on 2 rows
18
      __shared__ double tile_s[TILE_DIM][TILE_DIM+1];
      // padding to avoid bank conflicts... Why not pad by (TILE_DIM+1) instead of just (+1)?
20
21
     // Bank size for our device should be 32 x 32bit.
22
     // We use double precision, so 64bit, floats --> 16 x 64 = 32 x 32 \,
     // We good.
23
24
      __shared__ double tile_d[TILE_DIM][TILE_DIM+1];
     uint x = blockIdx.x * TILE_DIM + threadIdx.x;
26
     uint y = blockIdx.y * TILE_DIM + threadIdx.y;
27
      //uint width = gridDim.x * TILE_DIM; // you can calculate N this...its just N
28
29
30
     if (blockIdx.y == blockIdx.x){ // handle on-diagonal case
        for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
31
32
            tile_ur[j][tid] = A[(y + tid)*N + j + x]; // <-- mine
33
          tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*N + x];
34
35
36
37
        __syncthreads();
38
        for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
39
40
41
          data[(y+j)*N + x] = tile_s[threadIdx.x][threadIdx.y + j];
42
```

```
43
      else if (blockIdx.y > blockIdx.x) { // handle off-diagonal case
44
45
        uint dx = blockIdx.y * TILE_DIM + threadIdx.x;
        uint dy = blockIdx.x * TILE_DIM + threadIdx.y;
46
        for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
47
48
49
          tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*N + x];
50
           for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV) // Idk why they did it with 2
51
            loops instead of one?
52
53
          tile_d[threadIdx.y+j][threadIdx.x] = data[(dy+j)*N + dx];
54
        __syncthreads();
55
56
        for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
57
          data[(dy+j)*N + dx] = tile_s[threadIdx.x][threadIdx.y + j];
58
        for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
59
60
          data[(y+j)*N + x] = tile_d[threadIdx.x][threadIdx.y + j];
61
62
   }
```

#### 2.3 Naive vs Blockwise transposition - Results

In Fig. 2 the runtime (left) and effective bandwidth of each of the 3 kernel versions is shown. The first version ("my\_block") of the blockwise transposition is worse than the naive one for all but the largest two matrices - the approach isn't so bad, I guess. I added the case N=8192, since I noticed that "my\_block" was actually performing better than the naive version for N=4096 and wanted to see if the trend continued.

The improved version ("nv\_block") is the fastest one across the board.

#### Transpose Runtime Bandwidth naive naive my\_block my\_block nv\_block nv\_block 10<sup>-2</sup> 100 bandwith [GB/s] runtime [s] 10<sup>-4</sup> 10 512 1024 2048 4096 8192 1024 2048 8192 Ν Ν

Fig. 2. Benchmark.

# 3 Code and Kernels

# Listings

1	Ex9: OpenMP benchmark	7
2	Ex9: CUDA transpose	8

Listing 1: Ex9: OpenMP benchmark

```
1 #include <omp.h>
2 #include <cmath>
3 #include <algorithm>
   #include <iostream>
4
5
   #include <fstream>
6 #include <vector>
   #include <string>
7
8 #include "timer.hpp"
   // DEFINES
10
   #define EX "ex9"
11
12 #define CSV_NAME "ph_data_omp.csv"
13 #define COUT
14
   #define NUM_TEST 5
15
16 #define X_VAL 1
17
   #define Y_VAL 2
18
19 using size_t = std::size_t;
20
21
   template <template <typename, typename > class Container,
              typename ValueType,
              typename Allocator = std::allocator < ValueType >>
23
24
   double median(Container < ValueType, Allocator > data)
25
26
        size_t size = data.size();
        if (size == 0)
27
           return 0.;
28
29
        std::sort(data.begin(), data.end());
30
        size_t mid = size / 2;
31
        return size % 2 == 0 ? (data[mid] + data[mid - 1]) / 2 : data[mid];
32
33 };
34
35
   void init_csv(std::ofstream &csv){
        std::string header = "N;k;runtime";
36
37
        csv.open(CSV_NAME, std::fstream::out | std::fstream::trunc);
38
        csv << header << std::endl;</pre>
39 }
40
41
   int main()
42
   {
43
        Timer timer;
        std::vector<size_t> Ks{1, 2, 3, 4, 5, 6, 7}; // pythonic way to do it... but this "
44
           program" is really "scripty" anyway...
45
        std::vector<size_t> Ns(Ks.size());
46
        size_t N_max = std::pow(10, Ks.back());
47
48
        std::vector<double> runtimes(Ks.size(), 0);
49
50
        // Init vectors once --> okay here and saves a bit of (unnecessary) time
51
        std::vector < double > x(N_max, X_VAL);
52
        std::vector <double > y(N_max, Y_VAL);
        // since map doesn't really like std::vector, we have to get the
53
54
        // underlying data pointers. Although, there seems to be a more C++-style
55
        // way via iterators (did not investigate that any further).
56
        double *xp = x.data();
        double *yp = y.data();
57
58
59
        size_t cnt = 0;
60
        for (auto &k : Ks)
61
            size_t N = std::pow(10, k); // I know it's slow, but eh...
62
63
            Ns[cnt] = N;
            std::cout << "k: " << k << " --> N = " << N << std::endl;
64
65
66
            double result = 0;
67
            double expected = (double)N * double(X_VAL + Y_VAL) * double(X_VAL - Y_VAL);
68
            std::vector<double> tmp(NUM_TEST, 0.0);
            for (int iter = 0; iter < NUM_TEST; iter++)</pre>
```

```
70
             {
                  result = 0:
71
72
                  timer.reset();
                      >distribute work on "GPU"< >as parallel for<</pre>
73
74
         \texttt{\#pragma omp target teams distribute parallel } \textbf{for} \ \backslash
75
             map(to: xp [0:N], yp [0:N]) \
             map(tofrom: result) \
76
77
             reduction(+: result)
78
                  for (size_t i = 0; i < N; ++i)</pre>
79
80
                      result += (xp[i] + yp[i]) * (xp[i] - yp[i]);
81
                  tmp[iter] = timer.get();
82
83
84
             double runtime = median(tmp);
             runtimes[cnt] = runtime;
85
87
             std::string check = (result == expected) ? "Y" : "N";
             std::cout << "Reduction result: " << result << std::endl;
std::cout << "Expected result: " << expected << " [" << check << "]" << std::endl;
std::cout << "Runtime: " << runtime << std::endl;</pre>
88
89
90
91
             cnt++;
92
93
94
         95
96
         std::cout << "Runtimes: " << std::endl;</pre>
97
         for (auto &rt: runtimes)
             std::cout << rt << std::endl;
98
99
100
         std::ofstream csv;
         init_csv(csv);
101
102
         std::string sep = ";";
         for (size_t idx = 0; idx < Ks.size(); ++idx)</pre>
103
104
             csv << Ns[idx] << sep
105
                  << Ks[idx] << sep
106
107
                  << runtimes[idx] << std::endl;
108
109
         csv.close();
110
         std::cout << "Data: https://gtx1080.360252.org/2020/" << EX << "/" << CSV_NAME;
111
112
113
         return EXIT_SUCCESS;
114 }
                                      Listing 2: Ex9: CUDA transpose
 1 #include <stdio.h>
 2 #include <algorithm>
 3 #include <iostream>
 4 #include <fstream>
 5 #include <iomanip>
 6
    #include <vector>
    #include <numeric>
 8 #include <cmath>
 9
    #include "timer.hpp"
10
11
    // DEFINES
12 #define EX "ex9"
    #define CSV_NAME "ph_data_transpose.csv"
13
14 #define N_MAX_PRINT 32
15 #define PRINT_ONLY 10
    #define NUM_TESTS 9 // should be uneven so we dont have to copy after each iteration
16
17
18
19 #define TILE_DIM 16
20 #define BLOCK_ROWS 4
21
    #define BLOCK_ROWS_NV 8
    #define BLOCK_SIZE 256
22
23
24
```

```
// ----- HELPERS ----- //
26
27
       using size_t = std::size_t;
28
29 template {\tt template \template 
30
                              typename ValueType,
                              typename Allocator = std::allocator < ValueType >>
31
32
       double median(Container < Value Type, Allocator > data)
33
                 size_t size = data.size();
34
35
                 if (size == 0)
36
                        return 0.;
                 std::sort(data.begin(), data.end());
37
                 size_t mid = size / 2;
38
39
                 return size % 2 == 0 ? (data[mid] + data[mid - 1]) / 2 : data[mid];
40
41 };
42
43
       void print_analysis(double elapsed, uint N)
44
            const uint mem_size = N*N*sizeof(double); // of A
45
           std::cout << std::endl << "Time for transpose: " << elapsed << std::endl;
std::cout << "Effective bandwidth: " << (2*mem_size) / elapsed * 1e-9 << " GB/sec" << std</pre>
46
47
                     ::endl;
48
           std::cout << std::endl;
49 }
50
51
       void print_A(double *A, uint N)
52
53
            const uint w = 1 + (int)std::log10(N*N);
54
            // std::cout << "width: " << w << std::endl;
            // << std::setfill(', ')
55
            for (uint i = 0; i < N; i++) {</pre>
               for (uint j = 0; j < N; ++j) {</pre>
57
                    std::cout << std::setw(w) << A[i * N + j] << ", ";
58
60
                std::cout << std::endl;
61
62 }
63
       // ----- KERNELS ----- //
64
65
66
       __global__
67
        void transpose(double *A, uint N)
68
69
            uint t_idx = blockIdx.x*blockDim.x + threadIdx.x;
70
            uint row_idx = t_idx / N;
            uint col_idx = t_idx % N;
71
72
73
            if (row_idx < N && col_idx < N</pre>
74
               && col_idx < row_idx
75
                 && t_idx < N*N)
76
77
                 double tmp = A[row_idx * N + col_idx];
                 A[row_idx * N + col_idx] = A[col_idx * N + row_idx];
                 A[col_idx * N + row_idx] = tmp;
79
80
           }
81 }
82
83
        __global__
       void transpose_original(double *A, uint N)
84
85
86
           uint t_idx = blockIdx.x*blockDim.x + threadIdx.x;
            uint row_idx = t_idx / N;
87
88
           uint col_idx = t_idx % N;
89
90
            if (row_idx < N && col_idx < N)</pre>
                 A[row_idx * N + col_idx] = A[col_idx * N + row_idx];
91
92 }
93
94 /** blocked transpose
95 *
```

```
* I used the given reference as a base and modified it to be in place
97
     * by adding a second shared memory block.
98
99
     * Reference:
100
     * - https://developer.nvidia.com/blog/efficient-matrix-transpose-cuda-cc/
101
    __global__
102
103
    void transpose_blockwise(double *A, uint N)
104
      // Operating on a per Thread-Block basis
105
106
      __shared__ double tile_ur[TILE_DIM][TILE_DIM+1];
107
      __shared__ double tile_ll[TILE_DIM][TILE_DIM+1];
108
109
      uint x = blockIdx.x * TILE_DIM;
      uint y = blockIdx.y * TILE_DIM;
110
111
      uint tid = threadIdx.x;
112
      uint stride = TILE_DIM / blockDim.x;
113
114
      bool is_ondiag = (x == y) ? true : false;
115
116
      if (blockIdx.y >= blockIdx.x) {
117
        if (is_ondiag)
118
          \ensuremath{//} copy to shared
119
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
120
121
122
            tile_ur[j][tid] = A[(y + tid)*N + j + x];
123
124
          // sync
125
126
          __syncthreads();
127
128
          // copy from shared
129
130
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
131
          {
132
            A[(y + tid)*N + j + x] = tile_ur[threadIdx.x][j];
133
          }
134
        }
135
        else if (!is_ondiag)
136
137
          // copy to shared
138
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
139
            tile_ur[j][tid] = A[(y + tid)*N + j + x];
140
141
            tile_ll[j][tid] = A[(x + tid)*N + j + y];
142
143
144
          // sync
145
           __syncthreads();
146
147
          // copy from shared
148
149
          for (uint j = 0; j < TILE_DIM; j += stride)</pre>
150
            A[(y + tid)*N + j + x] = tile_ll[threadIdx.x][j];
151
152
            A[(x + tid)*N + j + y] = tile_ur[threadIdx.x][j];
153
154
        }
155
      }
    }
156
157
158
    /**coalesced block transpose
159
160
     * I slightly reworked their kernel to better compare it to my own version
161
     * above.
162
     163
     * also interesting for the documentation to illustrate why
164
     * their approach is better/faster/stronger (Daft Punk would be proud).
165
166
     * Author: Robert Crovella (Nvidia Developer Forum Moderator)
167
```

```
* Reference:
169
     * - https://forums.developer.nvidia.com/t/efficient-in-place-transpose-of-multiple-square-
          float-matrices/34327/4
170
     __global__ void iptransposeCoalesced(double *data, uint N)
171
172
       // TILE_DIM = 16
173
174
       // BLOCK_ROWS_NV = 8
175
      // --> each thread will work on 2 rows
       __shared__ double tile_s[TILE_DIM][TILE_DIM+1]; // padding to avoid bank conflicts... did
176
          not really understand it!
       __shared__ double tile_d[TILE_DIM][TILE_DIM+1];
177
178
      uint x = blockIdx.x * TILE_DIM + threadIdx.x;
179
      uint y = blockIdx.y * TILE_DIM + threadIdx.y;
180
181
       //uint width = gridDim.x * TILE_DIM; // you can calculate N this...its just N
182
       if (blockIdx.y == blockIdx.x){ // handle on-diagonal case
183
184
         for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
185
186
           // tile_ur[j][tid] = A[(y + tid)*N + j + x]; // <-- mine
187
           tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*N + x];
188
189
190
         __syncthreads();
191
192
         for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
193
194
           data[(y+j)*N + x] = tile_s[threadIdx.x][threadIdx.y + j];
195
        }
196
      }
       else if (blockIdx.y > blockIdx.x) { // handle off-diagonal case
197
198
         uint dx = blockIdx.y * TILE_DIM + threadIdx.x;
         uint dy = blockIdx.x * TILE_DIM + threadIdx.y;
199
200
         for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
201
202
           tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*N + x];
203
         // for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV) // Idk why they did it with 2
204
             loops instead of one?
205
206
           \label{tile_d_linear} \mbox{tile_d[threadIdx.y+j][threadIdx.x] = data[(dy+j)*N + dx];}
207
         }
         __syncthreads();
208
209
         for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
210
           \label{eq:data_data} \texttt{data[(dy+j)*N + dx] = tile\_s[threadIdx.x][threadIdx.y + j];}
211
         for (uint j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
212
           data[(y+j)*N + x] = tile_d[threadIdx.x][threadIdx.y + j];
213
214
      }
215
    }
216
217
    /** original kernel by nvidia (for reference)
218
     __global__ void iptransposeCoalesced_nvidia(double *data)
219
220
       __shared__ double tile_s[TILE_DIM][TILE_DIM+1];
221
       __shared__ double tile_d[TILE_DIM][TILE_DIM+1];
222
223
       int x = blockIdx.x * TILE_DIM + threadIdx.x;
224
       int y = blockIdx.y * TILE_DIM + threadIdx.y;
225
226
       int width = gridDim.x * TILE_DIM; // you can calculate N this...its just N
227
       if (blockIdx.y > blockIdx.x) { // handle off-diagonal case
228
229
         int dx = blockIdx.y * TILE_DIM + threadIdx.x;
         int dy = blockIdx.x * TILE_DIM + threadIdx.y;
230
231
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
           tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*width + x];
232
233
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
234
           tile_d[threadIdx.y+j][threadIdx.x] = data[(dy+j)*width + dx];
235
          _syncthreads();
236
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
```

```
data[(dy+j)*width + dx] = tile_s[threadIdx.x][threadIdx.y + j];
238
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
239
           data[(y+j)*width + x] = tile_d[threadIdx.x][threadIdx.y + j];
240
241
242
       else if (blockIdx.y == blockIdx.x){ // handle on-diagonal case
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
243
244
           tile_s[threadIdx.y+j][threadIdx.x] = data[(y+j)*width + x];
245
          _syncthreads();
         for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS_NV)</pre>
246
247
           data[(y+j)*width + x] = tile_s[threadIdx.x][threadIdx.y + j];
248
    }
249
250
251
    int main(void)
252
    {
253
254
      // ----- SETUP ----- //
255
      // 512, 1024, 2048, 4096
256
257
       uint N = 32;
258
      dim3 dimGrid(N/TILE_DIM, N/TILE_DIM, 1);
259
       dim3 dimBlock(TILE_DIM, 1, 1);
260
261
       dim3 dimGrid_nv(N/TILE_DIM, N/TILE_DIM, 1);
262
263
       dim3 dimBlock_nv(TILE_DIM, BLOCK_ROWS_NV, 1);
264
265
       double *A, *A2, *A3;
266
       double *cuda_A;
267
       Timer timer;
268
       // Allocate host memory and initialize
269
270
      A = (double*)malloc(N*N*sizeof(double));
271
      A2 = (double*)malloc(N*N*sizeof(double));
       A3 = (double*)malloc(N*N*sizeof(double));
272
273
274
       for (uint i = 0; i < N*N; i++) {</pre>
275
        A[i] = i;
         A2[i] = i;
276
277
        A3[i] = i;
278
279
280
      if (N <= N_MAX_PRINT) {</pre>
281
        print_A(A, N);
282
        // print_A(A2, N); // A2 looks the same...
283
284
285
       // Allocate device memory and copy host data over
286
       cudaMalloc(&cuda_A, N*N*sizeof(double));
287
288
289
          ----- BENCHMARKS ----- //
290
291
292
       // ----- Naive Transpose ----- //
293
       // copy data over
       \verb|cudaMemcpy|(cuda_A, A, N*N*size of (double), cudaMemcpyHostToDevice);|\\
294
295
       // wait for previous operations to finish, then start timings
296
       cudaDeviceSynchronize();
297
298
       uint grid_size = (N*N+BLOCK_SIZE)/BLOCK_SIZE;
299
       std::vector < double > tmp(NUM_TESTS, 0);
300
301
       for (uint iter = 0; iter < NUM_TESTS; ++iter){</pre>
302
         timer.reset():
303
         \ensuremath{//} Perform the transpose operation
         // # blocks , threads per block transpose <<< grid_size , BLOCK_SIZE>>>(cuda_A , N);
304
305
306
         // transpose_original <<< grid_size, BLOCK_SIZE>>>(cuda_A, N);
307
308
         // wait for kernel to finish, then print elapsed time
```

```
cudaDeviceSynchronize();
310
        tmp[iter] = timer.get();
311
312
      double elapsed = median(tmp);
313
      // copy data back (implicit synchronization point)
314
      cudaMemcpy(A, cuda_A, N*N*sizeof(double), cudaMemcpyDeviceToHost);
      cudaDeviceSynchronize();
315
316
317
      // ----- Block Transpose ----- //
      // copv data over
318
319
      cudaMemcpy(cuda_A, A2, N*N*sizeof(double), cudaMemcpyHostToDevice);
320
      // wait for previous operations to finish, then start timings
321
      cudaDeviceSynchronize();
      for (uint iter = 0; iter < NUM_TESTS; ++iter){</pre>
322
323
        timer.reset();
324
        // Perform the transpose operation
325
                              # blocks , threads per block
326
        transpose_blockwise <<<dimGrid, dimBlock>>>(cuda_A, N);
327
328
        // wait for kernel to finish, then print elapsed time
329
        cudaDeviceSynchronize();
330
        tmp[iter] = timer.get();
331
332
      double elapsed_block = median(tmp);
333
      // copy data back (implicit synchronization point)
      cudaMemcpy(A2, cuda_A, N*N*sizeof(double), cudaMemcpyDeviceToHost);
334
335
      cudaDeviceSynchronize();
336
      // ----- NVIDIA Block Transpose ----- //
337
338
      // copy data over
      339
340
341
      cudaDeviceSynchronize();
342
      for (uint iter = 0; iter < NUM_TESTS; ++iter){</pre>
343
        timer.reset();
344
        // Perform the transpose operation
345
                              \mbox{\tt\#} blocks \mbox{\tt ,} threads per block
346
        iptransposeCoalesced <<< dimGrid_nv , dimBlock_nv >>> (cuda_A , N);
347
348
        // wait for kernel to finish, then print elapsed time
349
        cudaDeviceSynchronize();
350
        tmp[iter] = timer.get();
351
352
      double elapsed_block_nv = median(tmp);
353
      // copy data back (implicit synchronization point)
354
      cudaMemcpy(A3, cuda_A, N*N*sizeof(double), cudaMemcpyDeviceToHost);
355
      cudaDeviceSynchronize();
356
357
358
      // ----- OUTPUT ----- //
359
360
      std::cout << "---- Naive Transpose ----" << std::endl;
361
362
      print_analysis(elapsed, N);
      std::cout << "--- Block Transpose ----" << std::endl;
363
364
      print_analysis(elapsed_block, N);
365
      std::cout << "---- NVIDIA Block Transpose ----" << std::endl;
366
      print_analysis(elapsed_block_nv, N);
367
368
      if (N <= N_MAX_PRINT) {</pre>
369
        std::cout << std::endl;</pre>
370
        std::cout << "---- Naive Transpose ----" << std::endl;
371
        print_A(A, N);
        std::cout << "---- Block Transpose ----" << std::endl;
372
373
        print_A(A2, N);
        std::cout << "--- NVIDIA Block Transpose ----" << std::endl;
374
        print_A(A3, N);
375
376
377
378
      std::cout << "--- Parameters: ---" << std::endl;</pre>
379
      std::cout << "-- Naive";
      std::cout << "grid_size: " << grid_size << std::endl;</pre>
380
```

```
std::cout << "BLOCK_SIZE: " << BLOCK_SIZE << std::endl;</pre>
381
       std::cout << "-- My Block";</pre>
382
       std::cout << "TILE_DIM: " << TILE_DIM << std::endl;
383
       std::cout << "BLOCK_ROWS: " << BLOCK_ROWS << std::endl;</pre>
384
       std::cout << "dimGrid: (" << dimGrid.x << ", "<< dimGrid.y << ", "<< dimGrid.z << ")" <<
385
          std::endl;
386
       std::cout << "dimBlock: (" << dimBlock.x << ", "<< dimBlock.y << ", "<< dimBlock.z << ")"
           << std::endl;
      std::cout << "-- NVIDIA Block";
std::cout << "BLOCK_ROWS_NV: " << BLOCK_ROWS_NV << std::endl;</pre>
387
388
       std::cout << "dimGrid_nv: (" << dimGrid_nv.x << ", "<< dimGrid_nv.y << ", "<< dimGrid_nv.z
389
            << ")" << std::endl;
       std::cout << "dimBlock_nv: (" << dimBlock_nv.x << ", "<< dimBlock_nv.y << ", "<<
390
           dimBlock_nv.z << ")" << std::endl;</pre>
391
392
       std::ofstream csv;
       std::string header = "N;naive;my_block;nv_block; grid_size;BLOCK_SIZE;TILE_DIM;BLOCK_ROWS;
393
           dimGrid.x;dimGrid.y;dimBlock.x;dimBlock.y;dimGrid_nv.x;dimGrid_nv.y;dimBlock_nv.x;
           dimBlock_nv.y";
394
       if (N == 512)
395
       {
396
         csv.open(CSV_NAME, std::fstream::out | std::fstream::trunc);
397
         csv << header << std::endl;</pre>
      }
398
399
       else
400
      {
401
        csv.open(CSV_NAME, std::fstream::out | std::fstream::app);
402
       csv << N << ";"
403
404
           << elapsed << ";"
405
           << elapsed_block << ";"
           << elapsed_block_nv << ";"</pre>
406
           << grid_size << ";"<< BLOCK_SIZE << ";"
<< TILE_DIM << ";" << BLOCK_ROWS << ";"</pre>
407
408
           << dimGrid.x << ";" << dimGrid.y << ";"
409
           << dimBlock.x << ";" << dimBlock.y << ";"
410
           << dimGrid_nv.x << ";" << dimGrid_nv.y << ";"
411
           << dimBlock_nv.x << ";" << dimBlock_nv.y << "\n";
412
413
       csv.close();
414
415
       std::cout << "Data: https://gtx1080.360252.org/2020/" << EX << "/" << CSV_NAME;
416
417
       // My friend was a bit sloppy and forgot these two lines...
418
       free(A);
419
      free(A2):
420
       free(A3);
421
       cudaFree(cuda_A);
422
      // Well, happens to the best!
423
424
       cudaDeviceReset(); // for CUDA leak checker to work
425
      return EXIT_SUCCESS;
426
427 }
```