EE5332 Final Course Project: A study of Hardware Acceleration of Kalman Filter

Saurav Sachin Kale (EE19B141), Surya Prasad S (EE19B121), Arun Krishna AMS (EE19B001)

May 20, 2022

Part I

The Kalman Filter

1 The Algorithm

Kalman Filter is an algorithm that produces estimates of state variables of a discrete data controlled system (thus an estimate of the state of the system) based on measurements which can typically be noisy.

We have the following parameters in a Kalman Filter:

- $\vec{x_k}$: state vector
- $\vec{u_k}$: control-input vector
- $\vec{w_k}$: process noise vector, assumed to be Gaussian with zero mean and covariance Q
- $\vec{z_k}$: measurement vector
- $\vec{\nu_k}$: measurement noise vector
- \bullet F: state transition matrix
- \bullet B: control-input matrix
- H: measurement matrix, assumed to be Gaussian with zero mean and covariance R

Together, F, B, H, Q, and R together define the system. The job of the Kalman filter is to produce estimates of $\vec{x_k}$ given the initial estimate x_0 , series of measurements z_k along with the system definition.

The evolution of state parameters from $k-1^{th}$ iteration to the k^{th} iteration (process model) is:

$$\vec{x_k} = F\vec{x_{k-1}} + B\vec{u_{k-1}} + \vec{w_{k-1}}$$

The measurement model is:

$$\vec{z_k} = H\vec{x_k} + \vec{\nu_k}$$

Presented below is the algorithm of Kalman Filter which produces estimates for \vec{x} every iteration:

Algorithm 1 Kalman Filter Algorithm

Prediction:

$$\vec{x_k} = F \vec{x_{k-1}} + B \vec{u_{k-1}}$$

$$P_k^- = F P_{k-1}^+ F^T + Q$$
Update:
$$\vec{y_k} = \vec{z_k} - H \vec{x_k}$$

$$K_k = P_k^- H^T (R + H P_k^- H^T)^{-1}$$

$$\vec{x_k} = \vec{x_k} + K_k \vec{y_k}$$

$$P_k^+ = (I - K_k H) P_k^-$$

1

Where

• P_k : error state covariance

• $\tilde{y_k}$: measurement residual

• K_k : Kalman gain

• Superscript of + denotes post update values and - denotes pre update values in an iteration

2 Analysis and optimizations

For an n state variables, n input variables and n measurements Kalman Filter, the following . Suffixes imply operations:

• M: Multiply

• A: add/sub

• I: Inverse

Step	Estimated Operations
$\vec{x_k} = F\vec{x_{k-1}} + B\vec{u_{k-1}}$	$n^2\mathrm{M}+n(n-1)\mathrm{A}+n^2\mathrm{M}+n(n-1)\mathrm{A}+n\mathrm{A}$
$P_k^- = FP_{k-1}^+ F^T + Q$	$n^{3}M+n^{2}(n-1)A+n^{3}M+n^{2}(n-1)A+n^{2}A$
$\tilde{y_k} = \vec{z_k} - H\vec{x_k}$	$n^2\mathrm{M}{+}n(n-1)\mathrm{A}{+}n\mathrm{A}$
$K_k = P_k^- H^T (R + H P_k^- H^T)^{-1}$	$n^{3}M+n^{2}(n-1)A+n^{3}M+n^{2}(n-1)A+n^{2}A+\approx n^{3}I$
$\vec{x_k^+} = \vec{x_k^-} + K_k \tilde{y_k}$	$n^2\mathrm{M}{+}n(n-1)\mathrm{A}{+}n\mathrm{A}$
$P_k^+ = (I - K_k H) P_k^-$	n^3 M+ n^2 (n - 1)A+ n^2 A+ n^3 M+ n^2 (n - 1)A

The total order of operations comes to about $13n^3$, in the range of 2-25 KFLOPs for typical Kalman Filter sizes (6, 12 etc). However, one must note that for realtime control applications, the iteration interval should be in the range of ms. This implies a throughput of typically 5-10 MFLOPS. The data rate involves feeding $x_k, u_k, P_k, z_k = 54$ floating point numbers every iteration, therefore

 $\frac{54 \times 4 \times 8b}{1ms} = 1.7Mbps$

So we have

• Bitrate: 1.7Mbps

• Throughput: 5-10 MFLOPS

A few approaches come to mind in order to implement the Kalman Filter:

- CPU Single Threaded: Would be implemented in C/C++. It is easy to implement, and can be used as a baseline to compare implementations
- CPU Multithreaded: This approach also seems feasible, but there is limited parallelism in the algorithm and typical Kalman filters are not large in size
- GPU: Theoretically this would be easily capable of speeding up matrix operations but the cost of synchronisation and memory transfer is dominant for small matrices
- Custom Hardware for FPGA: The merits of this could be cost, lower power consumption and could be ideal for deploying low-end low-power systems. Several application specific and general optimizations like fixed point could be made to drastically lower the latency of operations.

We tried three of the above approaches:

- Baseline C
- CPU Multithreading using OpenMP
- Custom Hardware description using Bluespec SystemVerilog and using Vitis HLS

Analysing the Directed Acyclic Graph (DAG) of this algorithm presents some interesting insights on possible optimizations:




Figure 1: DAG for Kalman Iteration (direction of control flow is downwards)

The direction of dataflow is downwards. At every iteration, the covariance matrix Pk and the state vector Xk are the outputs of the system, with the measurement zk, input vector uk, state vector Xk and covariance matrix Pk taken as inputs. From the given graph we can see that the state predictor and measurement residual equations (the tree on the left) is independent of the Covariance predictor and kalman gain calculator. Thus these can be parallelized. For the remainder of this report, we shall refer to the state predictor and measurement residual of the DAG as the left branch and the covariance predictor and kalman gain calculator as the right branch.

Part II

Implementation and results

1 Baseline: Single threaded C

Single threaded Kalman filter was implemented in C. Profiling tools like gprof, Valgrind and google-preformance tools were used to analyze the C-implementation. gprof and google-performance tools are sampling based profiling tools. They results weren't used for analysis since the system was being undersampled because of their low sampling rates.

Valgrind gave the most accurate results. Callgrind - Valgrind's tool is used to profile the code and the output is visualized through KCachegrind tool.

The test case consisted of a 12 dimensional state variable vector, 6 dimensional measurement vector and 6 dimensional input vector.

One would expect, matrix inverse to be costlier, but it is observed from the graph that matrix multiplications take the largest amount of time. This is because the number of matrix multiplication operations (10 matrix multiplications) are significantly




Figure 2: Valgrind's analysis output

higher compared to matrix inversion (only one matrix inversion).

We can see that the Kalmangain_Calculator, Covariance_predictor, Covariance_Update have the maximum computational complexity. These three functions should be parallelized for lower latencies, but since the functions are dependent on each other - they have to be executed sequentially.

2 Multithreading in CPU using OpenMP

From the DAG in Figure 1, we try to exploit the parallelism offered by the branches. We used OpenMP to parallelise operations. Our initial attempt was to parallelise Matrix*Matrix operations and Matrix*Vector operations but the small sizes of the operands (6, 12) led to the synchronisation overheads being very significant. We then tried to implement the Kalman filter by having task parallelism using OpenMP. Task parallelism focuses on distributing tasks—concurrently performed by processes or threads—across different processors. Based on the SFG and the Valgrind profiling result, we parallelized the KalmanGain Calculator and the Covariance Predictor in one task and the State Predictor and Measurement Residual as another task.

The number of instructions for both single threaded C and multi-threaded implementations for each iteration is around the same $^{\sim}420000$ instructions. So there were no costs of memory due to parallelisation.

When we timed the implementation for 100 iterations:

• Single threaded 100 cycles: 0.014 seconds

• Task Parallelized 100 cycles: 0.00568 seconds

 \bullet Single threaded 1 cycle: 0.00014 seconds

• Task Parallelized 1 cycle: 0.0000568 seconds

As we can see the task parallelized implementation is ~ 20 times faster compared to single threaded implementation.

3 Custom Hardware Description in Bluespec SystemVerilog

For custom hardware we decided to go with Bluespec SystemVerilog over Verilog due to the following reasons:

- Ease of use: Can directly map the task schedule to hardware description using Bluespec's rule based approach, easier to write sophisticated state machines
- More control: Closer to hardware description than Vitis HLS, more control over architecture, clock cycle counts and latency
- Library support: We made use of the FixedPoint library of Bluespec. We have used the configuration FixedPoint<16, 16>

There were two major operations which had to be dealt with, namely matrix multiplication and matrix inversion. Other modules included vector dot product which was also completely pipelined. From the DAG in Figure 1, we can see that there are a large number of Matrix*Matrix operations scheduled in series which is computed parallel to the Matrix*Vector operations. So we decided to use one systolic Matrix multiplier for all the Matrix*Matrix operations. We can afford to give Matrix*Vector more latency and hence we went with a simple pipelined Vector Dot product module. We went with 2 vector dot product modules because of the two parallel operations in State Predictor function. We chose to directly add the elements in a single cycle for add operations between matrices and vectors.

Additionally, our hardware is extensible for any size of inputs. This flexibility is hard to achieve in Verilog and doesn't provide consistent results in HLS.

3.1 Matrix Multiplication

We went with a systolic array based approach with multiply accumulate processing elements. The input and output of this module are of the length of a vector. This reduces the number of ports and also allows for pipelining, although we were not able to pipeline it as we ran out of time. Currently the top module issues each matrix multiplication sequentially.




Figure 3: Architecture for matrix multiplication systolic array

This resulted in an architecture that takes 3n-2 clock cycles to compute the product. A significant improvement from the $O(n^3)$ operations estimated, even if we take best case 1 clock per operation.

3.2 Matrix Inverse

Several architectures were explored (such as QR and LU decomposition) but we ended up going with Gauss Jordan elimination using row operations, as it seemed to be easiest to implement and not a lot of latency was sacrificed. For a non-singular matrix M of dimensions $n \times n$, the algorithm works in two stages:

- In the first n clock cycles, each column is made a pivot by the operation $R_k \leftarrow R_k \alpha R_p$ where R_k is any row except pivot row, and R_p is the pivot row. α is the ratio between $R_k[p]$, the element in the same column but in R_k and the pivot element. This, done for all other rows at the same time, ensures one column becomes a pivot every cycle. Thus in n cycles, all the columns become pivots.
- A complication can occur if the pivot element is 0, we get a divide by zero in computation of α . In that case, we perform the following operation: $R_p \leftarrow R_p + \sum R_k$ such that k > p (add all the rows below and including R_p). This will only fail if the matrix is singular, therefore it solves our problem.
- Finally, each row is divided by the value of the pivot element.

The above operations are applied to the input matrix M and the identity matrix (which we shall call the output matrix N) $I_{n\times n}$. By the end, M becomes $I_{n\times n}$ and N becomes M^{-1} . This results in a latency of n+1 clock cycles for the inverse. A significant improvement over the $O(n^3)$ operations estimated.

3.3 Top module

With the elementary operations defined, a state machine was created which applied the relevant operations one by one to the inputs to produce the estimates of state variables.

Matrix*Vector	Vec+Vec	Matrix*Matrix	Matrix+Matrix	Matrix Inverse
(Opr1)	(Opr2)	(Opr3)	(Opr4)	(Opr5)
M=F*xk		L1=Pk*F ^T		
N=B*uk				
	xk=M+N	L2=F*L1		
E=H*xk			Pk=L2+Q	
	yk=zk-E	A=Pk*HT		
		C1=H*A		
			C1=R+C1	
				C1=Inv(C1)
		Kk=A*C1		
T=Kk*yk		T1=Kk*H		
xk=xk+T		T2=T1*Pk		
		Pk=Pk-T2		

Figure 4: Task schedule for the top module

The rules in the top module are based on the functions used in the C code and are scheduled according to the table above. Parallelism of the left and right branches was again exploited.

3.4 Results

We were able to get a single iteration Kalman filter outputs x_k and P_k every 198 clock cycles. One could pipeline this workflow and keep extracting a new estimate for x_k in around 150 cycles, however we could not do that due to lack of time. 198 clock cycles is a significant improvement over the estimated $O(n^3)$ operations. This is because of the use of parallelism and various optimal architectures described above.

A quick implementation targeted for Kintex-7 (Part number: xc7k160tfbg676-1) FPGA of the generated verilog in Vivado gave the following results:




Figure 5: Vivado Implementation results for Bluespec Design

This was for a clock of 7MHz. Our negative slack is 22.248ns. This implies our maximum clock frequency is

$$\frac{1}{\frac{1}{7\times10^6} - 22.248\times10^{-9}} = 8.29MHz$$

This means a maximum latency of 0.00002388 sec per set of outputs, which is a speedup of

$$\frac{0.00014}{0.00002388} = 5.8$$

4 Hardware Design using Vitis HLS

The baseline C-code was modified with minimal optimizations and synthesized using Vitis HLS. When synthesized and simulated following results were observed:

Mod	ules & Loops	Avg II	Max II	Min II A	vg Latency	Max Latency	Min Latency	
4 6	kalmaniterate			3	69	369	369	
	kalmanlterate_Pipeline_LOOP_matmultvec1			6				
	kalmanlterate_Pipeline_LOOP_matmultvec12			6			6	
	 kalmanlterate_Pipeline_LOOP_amultbtrans1_LOOP_amultbtrans2 	2		3	6	36	36	
	 kalmanlterate_Pipeline_LOOP_addvec 			7				
	kalmanlterate_Pipeline_LOOP_amultb1_LOOP_amultb2			4		43	43	
	kalmanlterate_Pipeline_LOOP_addmat1_LOOP_addmat2			3	7	37	37	
	 kalmanlterate_Pipeline_LOOP_matmultvec13 			2		2	2	
	kalmanlterate_Pipeline_LOOP_subvec			2		2	2	
	kalmangainCalculator 1			1	06	106	106	
	kalmaniterate Pipeline LOOP matmultvec14			6		6	6	
	kalmanlterate_Pipeline_LOOP_amultb1_LOOP_amultb26			3		36	36	
	kalmanlterate_Pipeline_LOOP_addvec5			7		7	7	
	kalmanlterate_Pipeline_LOOP_amultb1_LOOP_amultb27			4	4	44	44	
	Contract the included and the second							
	kalmaniterate Pineline LOOP submat1 LOOP submat2			3	7	37	37	
	kalmanlterate_Pipeline_LOOP_submat1_LOOP_submat2			3	7	37	37	
	kalmanIterate_Pipeline_LOOP_submat1_LOOP_submat2			3	7	37	37	_
lodules &	k Loops Issue Type Vicinition Type Distance Stook Li	atency(cycles)	Latency(ns)	3 Iteration Latence	y Interval Trip Co			JRAM
kalm	k Locps Issue Type Violation Type Distance Stack Islanderite	415	2.075E4		y Interval Trip Co - 416	un Pipelined BRAN	DSP FF LUT 1	0
≥ kalm ► o ka	i Loops Issue Type Victation Type Distance Social Landsteater	415 8	2.075E4 400.000		y Interval Trip Co - 416 8	um Pipelined BRAN	05N FF LUT 1 32 7430 10649	0
≥ kalm F ⊕ ki	k Locps Issue Type Violation Type Distance Stack Islanderite	415	2.075E4		y Interval Trip Co - 416	um Pipelined BRAN	DSN FF LUT 1 32 7430 10649 0 0 5 46 0 0 5 46	0
s kalm b o k b o k	k Loops Itsue Type Violation Type Distance Staol Itsue Type Unitarion Type Distance Staol Itsue Type Distance	415 8 8	2.075E4 400.000 400.000		y Interva Trip Co - 416 - 8	um Pipelined BRAN - no 34 - no (DSN FF LUT 1 3 32 7430 10649 0 0 5 46 0 0 5 46	0
2 kalm 2 0 ka 3 0 ka 4 0 ka 4 0 ka 4 0 ka	ELoops Issue Type Violation Type Distance Shod Li sandterate simpostronts-Pipoline_LDOP_partmuthrec1 simpostronts-Pipoline_LDOP_antmuthrec12 simpostronts-Pipoline_LDOP_antmuthrec13 simpostronts-Pipoline_LDO	415 8 8 38 9 45	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3		y Interva Trip Co - 416 - 8 - 8 - 38 - 9 - 45	und Pipelined BRAN - no 3 - no 6 - no 6 - no 6 - no 6 - no 6	OSP FF LUT 3 32 7430 10649 3 32 7430 10649 3 6 6 6 6 6 6 6 6 6	0 0 0
2 kalm F 0 ka F 0 ka F 0 ka F 0 ka	it Loops Issue Type Violation Type Distance Shool Issue Type Violation Type Distance Shool Islandinester Pipeline LOOP matmutheed Islandineste, Pipeline LOOP ammutheed Islandineste, Pipeline LOOP ammutheed Islandineste, Pipeline LOOP advices Islandineste, Pipeline LOOP advices Islandineste, Pipeline LOOP advice Islandineste, Pipe	415 8 8 38 9 45	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3 1.950E3		y Interva Trip Co - 416 - 8 - 38 - 9 - 45 - 39	- no 3-4-1 no 0-4-1 n	OSN FF LUT 1 3 32 7430 10649 0 0 5 46 0 0 5 46 0 0 73 70 0 0 515 399 0 0 50 195	0 0 0 0
9 kalm 1 0 ka	ELoops Issue Type Violation Type Distance Shod to an artifeste annotation. Pippine JOOP matmutheed almosterate Pippine JOOP matmutheed almosterate Pippine JOOP matmutheed almosterate Pippine JOOP amuthotisms JO	415 8 8 38 9 45 39 4	2.075E4 400.000 400.000 1.900E3 450.000 2.250E3 1.950E3 200.000		Interval Trip Co - 416 - 8 - 8 - 38 - 9 - 45 - 39 - 45	unt Pipelined BRAII - no 3 - no 6	OSP FF LUT 1 3 32 7430 10649 10 5 46 10 0 5 46 10 0 72 70 10 515 359 10 0 50 10 95 10 6 6 109 10 6 6 109	0 0 0 0 0 0
9 kalm 1 0 ka	Loops Issue Type Violation Type Distance Shool Islanders Pipeline (1009-matmuthee) alimanitense Pipeline (1009-matmuthee) alimanitense Pipeline (1009-matmuthee) alimanitense Pipeline (1009-matmuthee) (1009-matmuthee) alimanitense Pipeline (1009-math) (1009-m	415 8 8 38 9 45	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3 1.950E3		y Interva Trip Co - 416 - 8 - 38 - 9 - 45 - 39	- no 3-4-1 no 0-4-1 n	DSN FF LUT 1 3 2 7430 10649 0 5 46 0 0 5 46 0 0 14 171 0 72 70 0 5 15 399 0 0 50 195 0 0 66 109 0 5 92	0 0 0 0
9 kalm 1 0 ki	ELoops Issue Type Violation Type Distance Shod to an artifeste annotation. Pippine JOOP matmutheed almosterate Pippine JOOP matmutheed almosterate Pippine JOOP matmutheed almosterate Pippine JOOP amuthotisms JO	415 8 8 38 9 45 39 4 4	2,075E4 400,000 400,000 1,900E3 450,000 2,250E3 1,950E3 200,000 200,000		Interval Trip Co - 416 - 8 - 8 - 38 - 9 - 45 - 39 - 4 - 4 - 140	- no 3 no 3 no (DSP FF LUT 1 3 32 7430 10649 0 5 46 0 0 5 46 0 0 73 70 0 515 359 0 0 56 109 0 66 109 0 6 6 109 0 5 92 0 0 2281 4605	0 0 0 0 0 0 0
2 kalm	I Corps I Corps I Corps I State Type Vicinition Type Distance Shod Li I I I I I I I I I I I I I I I I I I I	415 8 8 38 9 45 39 4 4 4	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3 1.950E3 200.000 2.00000 7.000E3	Iteration Latence	Interval Trip Co - 416 - 8 - 8 - 9 - 45 - 39 - 4 - 140 - 140 - 38	unt Pipelined BRAN - no 3 no (DSIV FF LUT 1 2 3 2 7430 10649 10 5 46 10 10 14 171 10 10 15 15 15 15 15 15 15 15 15 15 15 15 15	0 0 0 0 0 0 0
9 kalm 1 0 ki 2 0 ki 3 0 ki 4 0 ki 5 0 ki 6 0 ki 6 0 ki 7 0 ki 8 0 ki 9 0 ki	E Loops E Loops Issue Type Violation Type Distance Shol Listense	415 8 8 8 9 45 39 4 4 140 8	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3 1.950E3 200.000 200.000 7.000E3 400.000 1.900E3	Iteration Latence	Interval Trip Cc	num Pipelined BRAN - no 3 no (- n	DSN FF LUT 1 32 7430 10649 1 32 7430 10649 1 0 5 46 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0
9 kalm 1 0 ki 1 0 ki 1 0 ki 2 0 ki 2 0 ki 3 0 ki 4 0 ki 5 0 ki 6 0 ki 6 0 ki 7 0 ki 8 0 ki 9 0 ki	is Loops Is Loop Viciation Type Distance Shod U Is Invalidated, Pipcline, LOOP, Invatinus Next Is Invalidated, Pipcline, LOOP, Invatinus Next Is Invalidated, Pipcline, LOOP, Invalidated, LOOP, Invalidat	415 8 8 38 9 45 39 4 4 140 8	2.075E4 400.000 400.000 1.900E2 450.000 2.250E3 1.950E3 200.000 7.000E3 400.000	Iteration Latence	Interval Trip Co - 416 - 8 - 8 - 9 - 45 - 39 - 4 - 140 - 140 - 38	Pipelined BRAII - no 3 no 6 na 6	DSIP FF LUT 1 32 7430 10649 0 0 5 46 0 0 5 46 0 0 5 45 0 0 15 39 9 0 5 15 39 9 0 5 15 39 9 0 5 6 15 15 15 15 15 15	0 0 0 0 0 0 0 0

Figure 6: Synthesis Results with Minimal Optimizations

• C Synthesis Expected Latency: 415 cycles

• C/RTL Cosimulation Latency: 369 cycles

• Estimated frequency max based on C synthesis: 31.62 MHz

This alone provided a latency of 0.00001167 gives a 11.997x speedup. Several optimizations were made after this.


Fixed point operations with ap_fixed<16,16> were explored in the early stages of the project. Significant challenges were faced especially in the matrix inversion operation because of the division operation. Hence, floating point operations were used.

The matrix and the vectors were initially implemented in BRAMs. Since the number of access ports - read/write were just two, significant number of cycles were spent in accessing the data. This significantly reduced the hardware utilization efficiency and prevented further unrolling. To solve this problem, the array was completely partitioned into individual registers. The complete partitioning is viable for the dimensions we considered (6 state variables, 6 input variables and 2 measurement variables). This allowed us to unroll to a very large extent, thereby providing a very high speed-up.

The addition and subtraction of matrices and vectors were completely unrolled. Since matrix multiplication and division operations takes up significant resources, they were partially unrolled (Unrolled by a factor of number of columns). Functions are inlined to reduce the overhead while jumping between functions. Loops were made Perfect or Semi-Perfect (inner loops always had fixed number of iterations & only inner loop containing the body) to flatten them - thereby reducing the enter & exit overhead (reduces number of clock cycles by 2N where N is the number of iterations in the outer loop).

Several design choices were made during the design of matrix inverse. One such choice that was made after careful analysis was to add the rows instead of exchange of rows when the pivot element is zero - This resulted reduction of a couple of clock cycles. In our previous submission, we concentrated on reducing the number of clock cycles in inverse operation. In the last couple of days, our focus shifted towards other operations (addition & subtraction of matrices) which resulted in drastic reduction in resources and latency.

Target	Estimated	Uncertainty	
50.00 ns	31.121 ns	13.50 ns	



Mo	odules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
4	kalmaniterate				97	97	97
	▶ ⊚ kalmanlterate_Pipeline_LOOP_matmultvec1				2	2	2
	$^{\flat} \textbf{@} \ \textbf{kalmanlterate_Pipeline_LOOP_amultbtrans1_LOOP_amultbtrans2}$				12	12	12
	▶ © kalmanlterate_Pipeline_4				8	8	8
	▶				11	11	11
	▶ © kalmanlterate_Pipeline_LOOP_copy1				3	3	3
	▶ ⊚ kalmanlterate_Pipeline_LOOP_elimination1_LOOP_elimination2				29	29	29
	▶ Mormalization_copyback				9	9	9
	▶ o kalmanlterate_Pipeline_LOOP_amultb1_LOOP_amultb21				14	14	14

Figure 7: C-Synthesis result and RTL Co-Simulation Tool result

We were able to get the latency to 97 clock cyles with a 20 MHz clock, with a maximum possible clock frequency of approximately 32 MHz. This results in one set of outputs being produced at a minimum of 0.0000030312 sec, which is a speedup of

$$\frac{0.00014}{0.0000030312} = 46.186$$

Part III

Conclusion

1 Comparison of implementations

Apart from the C baseline, all three implementations are suitable for the requirements of realtime control applications where a Kalman Filter could be used (till 12x12 dimensions). Across implementations however, we find that Vitis HLS provides the fastest results, and is an ideal tool for such DSP applications. Bluespec implementation offers more control, however it is extremely complex and time consuming, and the results one gets may not be as fast unless a lot of lower level optimizations are exploited.



Figure 8: Pareto Optimality chart of implementations

2 Future scope

There were several things we could not do due to lack of time and the immense complexity of designs.

- Analyse the implementations for even higher dimensions. Higher dimensions are suitable for nonlinear control applications
- Analyse the HLS design output and make improvements in the Bluespec code based on it
- Reduce the Bluespec resource utilization

Part IV

Work distribution and References

Work Distribution

Code and Video is available at this link. https://drive.google.com/drive/folders/1vISZqeXRpmLeS67UfpNO1wSmEEzFgNsv

- Baseline C: AMS, Saurav
- OpenMP: Surya
- Bluespec (mat-mul, mat-inv, and other operations): Saurav
- Bluespec (top module): Saurav, Surya
- Analysis: Saurav, AMS
- Vitis HLS: AMS, Surya
- Profiling: AMS

References

- [1] Amin Jarrah, Abdel-Karim Al-Tamimi and Tala Albashir, "Optimized Parallel Implementation of Extended Kalman Filter Using FPGA", Journal of Circuits, Systems, and Computers Vol. 27, No. 1 (2018)
- [2] C.R. Lee, Z. Salcic, "High-performance FPGA-based implementation of Kalman filter", Microprocessors and Microsystems 21 (1997) 257-265
- [3] Ashan's Blog http://ashanpeiris.blogspot.com/2015/08/digital-design-of-systolic-array.html
- [4] Vivado HLS Optimization Methodology Guide, Xilinx ver. 2018