

# ECE154A — Discussion 07

---


George Higgins Hutchinson

November 12, 2021

## Keep your eyes open for...

- PSet 4: due Friday, November 12
- Lab 4: due Monday, November 15
- Lat 5: assigned soon

# MIPS multi-cycle



# Why multi-cycle?

- Smaller? Cheaper?
- Faster?
- Simpler to implement?
- Flexible (how hard to add complicated instructions?)

# Why multi-cycle?

- Smaller? Cheaper?

Probably! Need new registers, more complicated (stateful) control, but only one memory unit and some extra computation folded into ALU.

- Faster?

Probably not! Same “critical paths” for a full instruction, but now there’s extra registers (setup and clk-2-q delay)

- Simpler to implement?

Well, you decide this one after lab 5. Historically, early intel cores were multicycle with a bus and microcode.

- Flexible (how hard to add complicated instructions?)

Probably easier, since you don’t have a single time constraint to meet anymore.

A fabrication issue has caused one control signal in your processor to be hard-wired to  $V_{DD}$ . Which instructions are now broken?

- a) MemtoReg
- b) ALUOp[0]
- c) PCSrc

## Custom Instructions

We are making a custom processor for use in real-time low-power DSP. It will be based on the multi-cycle MIPS design, but requires a single instruction to multiply in-memory signal values with in-register filter weights <sup>1</sup>. Explicitly, we want


```
memmul rt imm(rs):  
M[R[rs+SignExt(imm)]] :=  
M[R[rs+SignExt(imm)]] * R[rt]
```

Do we need to change anything in the datapath? In the control?


Assume there is a 2-cycle multiplier available in the ALU.

---

<sup>1</sup>extra for experts: how would you build convolution around this operation?







## Memory in your processor (Lab4)

```
// Instruction memory (already implemented)
module imem(input    [5:0]  a ,
            output  [31:0] rd );

    reg [31:0] RAM[63:0];

    initial
        begin
            $readmemh(" memfile.dat" ,RAM);
            // initialize memory with test program.
        end

    assign rd = RAM[a]; // word aligned
endmodule
```

## Memory in your processor (Lab4)

When can you read from this? What can you write to it?

When do you need to read/write from the data memory? The regfile?

The address space isn't a full 32 bits. What addressing modes are affected?