

USB2.0 HUB Controller IC

USB 2.0 HIGH SPEED 4-PORT HUB CONTROLLER

SL2.1S

Data Book

Data Sheet

CoreChips ShenZhen CO.,Ltd

Table of contents

Chapter 1 Pin Assignment	3
1.1 SL2.1S Pinout Diagram	3
1.2 SL2.1S Pin Definition	4
Chapter 2 Functional Narrative	5
2.1 Overview	5
2.2 Charging Support	5
Chapter 3 Electrical Characteristics	5
3.1 Extreme working conditions	5
3.2 Scope of work	
3.3 DC Characteristics	
3.4 HS/FS/LS Electrical Characteristics	
3.5 ESD Characteristics	6
Appendix I Packaging	7
Table of Contents	
Table 1: Maximum Ratings	
Table 2: Scope of Work	6
Table 3: DC Electrical Characteristics	7
Catalogue of Illustrations	
Figure 1: SL2.1S Pinout Diagram	3
Figure 2: Appendix Package Diagram	7

Chapter 1 Pin Assignment

SL2.1S Pinout Diagram




Figure 1: SL2.1S Pinout Diagram

CoreChips ShenZhen CO.,Ltd

SL2.1S Pin Definition

Pin Name	16 Pin#	Die	IO Type	meani ng	
DM2	1		В	USB DM signal for downlink port 2	
DP2	2		В	USB DP signal for downlink port 2	
DM1	3		В	USB DM signal for downlink port 1	
DP1	4		В	USB DP signal for downlink port 1	
UDM	5		В	USB DM signal for the uplink port	
UDP	6		В	USB DP signal for the uplink port	
VDD5	7		P	5v input	
VSS	8		P	chip land	
VDD33	9		P	Internal 3.3v	
VDD18	10		P	Internal 1.8v	
XOUT	11		О	Crystal Output	
XIN	12		I	Crystal Input	
DM4	13		P	USB DM signal for downlink port 4	
DP4	14		P	USB DM signal for downlink port 4	
DM3	15		В	USB DM signal for downlink port 3	
DP3	16		В	USB DP signal for downlink port 3	

Notes. O, output; I input; B bidirectional; P Power/ground.

Chapter 2 Functional description

2.1 a general narrative

SL2.1S is a highly integrated, high-performance, low-power USB2.0 hub master chip; the chip uses STT technology, single power supply mode, be chip power supply voltage of 5v, internal integration of 5V to 3.3V, only need to add filter capacitors in the external power supply; the chip comes with reset circuit, low-power technology makes it more outstanding.

- Perfectly supports USB2.0 High Speed (480MHz), USB2.0 Full Speed (12MHz), and Low Speed Mode (1.5MHz)
- The SL2.1S requires 12M crystal oscillation externally.
- Integrated 12MHz-to-480MHz PPL (Phase Lock Loop)
- Single Transaction Translator (STT) technology, the most cost effective solution in the *TT series
- Supports automatic enumeration switching from self-powered to bus-powered

2.2 Charging support

The SL2.1S supports the standard BC1.2 charging protocol.

Chapter 3 Electrical characteristics

3.1 Extreme working conditions

Table 1: Maximum Ratings

symbolic	param eters	minimu m value	maximu m value	unit
VDDM	Power Supply	-0.5	+5.5	V
Vin	Input Voltage for digital I/O	-0.5	+5.5	V

CoreChips ShenZhen CO.,Ltd

VINUSB	Input Voltage for USB signal (DP, DM) pins	-0.5	+3.6	V
Ts	Storage Temperature under bias	-60	+100	$^{\circ}$ C
Fosc	Frequency	$12~\text{MHz} \pm 0.05\%$		

3.2 Scope of work

Table 2: Scope of work

symbolic	param eters	minimu m value	typica 1	maximu m value	unit
Vdd	Power Supply	4.0	5.0	5.25	V
VIND	Input Voltage for digital I/O pins		3.3	5.5	V
VINUSB	Input Voltage for USB signal (DP, DM) pins	0.5	3.3	5. 25	V
TA	Ambient Temperature	0	-	70	$^{\circ}$

3.3 DC Characteristics

Table 3: DC Electrical Characteristics

symb olic	param eters	minimu m value	typical	maximum value	unit
IDD	Supply Current	50	-	120	mA
ISUS	Suspend Current	-	-	2.5	mA

3.4 HS/FS/LS Electrical Characteristics

See the USB 2.0 standard.

3.5 ESD Characteristics

This chip port ESD capability is $\pm 4KV$ (HBM).

Appendix Packaging

SL2.1S SSOP16

尺寸标注	最小(mm)	最大(mm)	尺寸 ·标注	最小(mm)	最大(mm)
A	4. 50	4.70	С	0.85	1. 05
A1	0. 29	0.39	C1	0.00	0. 15
е	0. 5	3 (BSC)	C2	0. 15	0. 18
В	2. 50	2.70	L	0.40	0.60
B1	3.85	4. 15	θ	0°	8°
b	0. 16	0. 26			




Figure 2: Package Size Diagram