Benchmarking non-OCPI PCIe Data Throughput on the $\rm ML605$

Version 1.0

Revision History

Revision	Description of Change	Date
1.0.0-alpha	Initial document creation	02/22/2017

Table of Contents

L	Ref	erences
2	PC	Ie Tx data rate, non-OCPI (FPGA -> Host)
	2.1	Setup Folder and Create a Coregen Project
	2.2	Use Coregen to recreate PCIe endpoint block for non-OCPI implementation
		2.2.1 Page 1
		2.2.2 Page 2
		2.2.3 Page 3
		2.2.4 Page 4
		2.2.5 Page 5
		2.2.6 Page 6
		2.2.7 Page 7
		2.2.8 Page 8
		2.2.9 Page 9
		2.2.10 Page 10
		2.2.11 Page 11
	2.3	Existing OCPI Params Used As Reference
	2.4	Compile the PCIe Core
	2.5	Creating the BMD Design
	$\frac{2.6}{2.6}$	Program the Flash with PCIe Design
	$\frac{2.0}{2.7}$	Build Kernel Driver and DMA Test App

List of Figures

List of Tables

1 References

2 PCIe Tx data rate, non-OCPI (FPGA -> Host)

2.1 Setup Folder and Create a Coregen Project

\$mkdir nonocpi \$cd nonocpi \$mkdir coregen \$cd coregen \$coregen&

File -> New Project

• Family: Virtex6

• Device: xc6vlx240t

 \bullet Package: ff1156

• Speed Grade: -1

• Everything else: default

2.2 Use Coregen to recreate PCIe endpoint block for non-OCPI implementation

View By Name Tab -> Standadr Bus Interfaces -> PCI Express

- Right click on Virtex-6 Intergrated Block for PCI Express, Version 1.7, and select Customize and Generate[[BR]]
- Do **not** select Version 2.5, as this implements an AXI interface, not the TRN interface used in current OCPI designs on the ML605.

Once Generated with the parameters below, check that the output shell file exhibits the same parameters as the existing shell file for the OCPI implementation.

bold - must be changed from the default value

<> - grayed-out field based on previously entered values if a value is not explicitly below, it is to remain at the default value.

2.2.1 Page 1

Component name - v6_pcie_v2_5 Lane width - x4Link Speed - 5 GT/s Freq(MHz) - 250

2.2.2 Page 2

Bar0 - 32 bit memory, 16 Megabytes worth, Value FF000000

Barl - 32 bit memory, 64 Kilobytes worth, value FFFF0000

Expansion Rom - 0x00000000

2.2.3 Page 3

Vendor ID - 10EE
Device ID - 4243
Revision ID - 02
Subsystem Vendor ID - 10EE
Subsystem ID - 0007
Base Class - 05
Sub-Class - 00
Interface - 00
Class Code - <050000>
Base Class - <simple communications controllers>
Base Class - <07h>
Sub-Class/Interface Value - <Generic XT compatible serial controller>
Sub-Class - <00h>

2.2.4 Page 4

Interface - <00h>

Cardbus CIS Pointer - 00000000

<all default>
Capability Version <2>
Device Port/Type <PCI_Express_Endpoint_device>
Capabilities Register <0002>

Max Payload Size <512 bytes>
Extended Tag Field <False>
Phantom Functions <No function number bits used>
Acceptable L0s Latency <Maximum of 64ns>
Acceptable L1 Latency <No limit>
Device Capabilities Register <00000E02>

Completion Timeout Disable Supported <False>
Completion Timeout Ranges Supported: <Range B>
Device Capabilities 2 Register <00000002>

BRAM Config - Performance Level - High

2.2.5 Page 5

Supported Link Speeds <2>
Maximum Link Width <4>
Link Capabilities Register <0003F442>
Hardware Autonomous Speed Disable <false>
Enable Slot Clock Configuration <false>

2.2.6 Page 6

Enable INTx <true> Enable MSI Capability Structure <true> 64-bit Adress Capable <true> Multible Message Capable <1 vector> Enable MSIx Capability Structure <false>

2.2.7 Page 7

Power Management Registers

Device Specific Initialization <false>

D1 Support <false>

D2 Support <false>

PME Support from:

D0 <true>

D1 <true>

D2 < true >

D3hot <true>

D3cold <false>

No Soft Reset <true>

Power Consumption

D0 < 0 > x < 0 >

Power Dissipation

D0 < 0 > x < 0 >

D0 <0> x <0>

D0 < 0 > x < 0 >

D0 < 0 > x < 0 >

2.2.8 Page 8

Enable DSN Capability true

Enable VC Capability false

Enable VSEC Capability false

PCI Configuration Space Enable false?

PCI Express Extended Configuration Space Enable false?

2.2.9 Page 9

Generate Xilinx Development Board specific UCF true PCIe Block Location Selection ;grayed out;

2.2.10 Page 10

Trim TLP Digest ECRC false

Endpoint: Unlock false

Endpoint: PME_Turn_Off false

Pipeline Registers for Transaction Block RAM Buffers none

Link Layer Module Advanced Settings Override ACK/NAK Latency false Override Replay Timer true Override Function add Override Value 0026

2.2.11 Page 11

Disable Lane Reversal false Force No Scrambling false

Upconfigure Capable - Default Disable TX ASPM LOs - Default

Pipeline for PIPE Interface None Link Number - Default PCIe DRP Ports false

Reference Clock Frequency - 250MHz

VC0_CPL_INFINITE=TRUE,

DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,

2.3 Existing OCPI Params Used As Reference

The ML605 PCIe IP core used within the OCPI framework is at opencpi/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250, and the ip customization selections are in the file v6_pcie_v1_7.v, and are as follows:

```
// Project
             : Virtex-6 Integrated Block for PCI Express
// File
              : v6_pcie_v1_7.v
// Version
              : 1.7
//--F
//-- Description: Virtex6 solution wrapper : Endpoint for PCI Express
(* CORE.GENERATION.INFO = "v6-pcie_v1_7, v6-pcie_v1_7, {LINK.CAP_MAX_LINK.SPEED=2,
LINK_CAP_MAX_LINK_WIDTH=04,
PCIE_CAP_DEVICE_PORT_TYPE=0000,
DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,
USER_CLK_FREQ=3,
REF_CLK_FREQ=2,
MSI_CAP_ON=TRUE,
MSLCAP\_MULTIMSGCAP=0,
MSLCAP_MULTIMSG_EXTENSION=0,
MSIX_CAP_ON=FALSE,
TL_TX_RAM_RADDR_LATENCY=0,
TL_TX_RAM_RDATA_LATENCY=2,
TLRX_RAM_RADDR_LATENCY=0,
TLRX_RAM_RDATA_LATENCY=2,
TLRX_RAM_WRITE_LATENCY=0,
VC0_TX_LASTPACKET=29,
VC0_RX_RAM_LIMIT=7FF,
VC0\_TOTAL\_CREDITS\_PH=32,
VC0_TOTAL_CREDITS_PD=308,
VC0_TOTAL_CREDITS_NPH=12,
VC0\_TOTAL\_CREDITS\_CH=36,
VC0_TOTAL_CREDITS_CD=308,
```

```
DEV_CAP_EXT_TAG_SUPPORTED=FALSE,
LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,
ENABLE_RX_TD_ECRC_TRIM=FALSE,
DISABLE_LANE_REVERSAL=TRUE,
DISABLE_SCRAMBLING=FALSE,
DSN_CAP_ON=TRUE,
PIPE_PIPELINE_STAGES=0,
REVISION_ID=02.
VC_CAP_ON=FALSE\" *)
module v6-pcie-v1-7 # (
  parameter
                   ALLOW_X8\_GEN2 = "FALSE",
                   BAR0 = 32'hFF000000,
  parameter
  parameter
                   BAR1 = 32'hFFFF0000,
                   BAR2 = 32'h000000000,
  parameter
                   BAR3 = 32'h000000000,
  parameter
                   BAR4 = 32'h000000000,
  parameter
                   BAR5 = 32'h000000000,
  parameter
                   CARDBUS_CIS_POINTER = 32'h00000000,
  parameter
  parameter
                   CLASS\_CODE = 24'h050000,
                   CMD_INTX_IMPLEMENTED = "TRUE",
  parameter
                   CPL\_TIMEOUT\_DISABLE\_SUPPORTED = "FALSE",
  parameter
                   CPL\_TIMEOUT\_RANGES\_SUPPORTED = 4'h2,
  parameter
                   DEV_CAP_ENDPOINT_LOS_LATENCY = 0,
  parameter
                   DEV_CAP_ENDPOINT_L1_LATENCY = 7,
  parameter
                   DEV_CAP_EXT_TAG_SUPPORTED = "FALSE",
  parameter
                   DEV\_CAP\_MAX\_PAYLOAD\_SUPPORTED = 2,
  parameter
  parameter
                   DEV\_CAP\_PHANTOM\_FUNCTIONS\_SUPPORT = 0,
  parameter
                   DEVICE\_ID = 16'h4243,
  parameter
                   DISABLE\_LANE\_REVERSAL = "TRUE"
                   DISABLE\_SCRAMBLING = "FALSE",
  parameter
                   DSN\_BASE\_PTR = 12'h100,
  parameter
  parameter
                   DSN\_CAP\_NEXTPTR = 12'h000,
                   DSN_CAP_ON = "TRUE",
  parameter
                   parameter
                   ENABLE_RX_TD_ECRC_TRIM = "FALSE",
  parameter
                   EXPANSION_ROM = 32'h000000000,
  parameter
                   EXT\_CFG\_CAP\_PTR = 6'h3F,
  parameter
                   EXT\_CFG\_XP\_CAP\_PTR = 10 \text{ 'h3FF},
  parameter
                   HEADER\_TYPE = 8'h00,
  parameter
                   INTERRUPT_PIN = 8'h1,
  parameter
                   LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
  parameter
                   LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE",
  parameter
                   LINK_CAP_MAX_LINK_SPEED = 4'h2,
  parameter
  parameter
                   LINK\_CAP\_MAX\_LINK\_WIDTH = 6'h04,
                   LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE",
  parameter
                   LINK_CTRL2_DEEMPHASIS = "FALSE",
  parameter
                   LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE",
  parameter
  parameter
                   LINK\_CTRL2\_TARGET\_LINK\_SPEED = 4 'h2
                   LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE",
  parameter
```

```
LL\_ACK\_TIMEOUT = 15'h0000,
parameter
                  LL\_ACK\_TIMEOUT\_EN = "FALSE",
parameter
                  LL\_ACK\_TIMEOUT\_FUNC = 0,
parameter
parameter
                  LL_{REPLAY\_TIMEOUT} = 15'h0026,
                  LL_{REPLAY\_TIMEOUT\_EN} = "TRUE",
parameter
                  LL_REPLAY_TIMEOUT_FUNC = 1,
parameter
                  LTSSM\_MAX\_LINK\_WIDTH = 6'h04,
parameter
                  MSLCAP\_MULTIMSGCAP = 0,
parameter
parameter
                  MSLCAP\_MULTIMSG\_EXTENSION = 0,
                  MSI\_CAP\_ON = "TRUE",
parameter
                  MSLCAP\_PER\_VECTOR\_MASKING\_CAPABLE = "FALSE",
parameter
                  MSI\_CAP\_64\_BIT\_ADDR\_CAPABLE = "TRUE",
parameter
                  MSIX_CAP_ON = "FALSE",
parameter
                  MSIX_CAP_PBA_BIR = 0,
parameter
                  MSIX\_CAP\_PBA\_OFFSET = 29 \text{ '}h0,
parameter
                  MSIX\_CAP\_TABLE\_BIR = 0,
parameter
parameter
                  MSIX\_CAP\_TABLE\_OFFSET = 29'h0,
                  MSIX\_CAP\_TABLE\_SIZE = 11'h000,
parameter
                  PCIE\_CAP\_DEVICE\_PORT\_TYPE = 4'b0000,
parameter
                  PCIE\_CAP\_INT\_MSG\_NUM = 5'h1,
parameter
                  PCIE\_CAP\_NEXTPTR = 8'h00,
parameter
                  PCIE_DRP_ENABLE = "FALSE"
parameter
                  PIPE\_PIPELINE\_STAGES = 0,
                                                               // 0 - 0 stages, 1 - 1 stage, 2 -
parameter
                  PM_CAP_DSI = "FALSE"
parameter
                  PM_CAP_D1SUPPORT = "FALSE"
parameter
parameter
                  PM_CAP_D2SUPPORT = "FALSE"
                  PM_CAP_NEXTPTR = 8'h48,
parameter
                  PM_{CAP_PMESUPPORT} = 5'h0F,
parameter
                  PM_CSR_NOSOFTRST = "TRUE",
parameter
                  PM_DATA_SCALE0 = 2'h0,
parameter
                  PM.DATA.SCALE1 = 2'h0,
parameter
                  PM.DATA.SCALE2 = 2'h0,
parameter
                  PM_DATA_SCALE3 = 2'h0,
parameter
                  PM_DATA_SCALE4 = 2'h0,
parameter
                  PM_DATA_SCALE5 = 2'h0,
parameter
                  PM_DATA_SCALE6 = 2'h0,
parameter
                  PM_DATA_SCALE7 = 2'h0,
parameter
                  PMDATA0 = 8'h00,
parameter
                  PM.DATA1 = 8'h00,
parameter
                  PM.DATA2 = 8'h00,
parameter
                  PM_DATA3 = 8'h00,
parameter
                  PM_DATA4 = 8'h00,
parameter
                  PM_DATA5 = 8'h00,
parameter
parameter
                  PM_DATA6 = 8'h00,
                  PM.DATA7 = 8'h00,
parameter
                                                               // 0 - 100 \text{ MHz}, 1 - 125 \text{ MHz}, 2 - 125 \text{ MHz}
parameter
                  REF_CLK_FREQ = 2,
                  REVISION_ID = 8'h02,
parameter
parameter
                  SPARE_BITO = 0,
                  SUBSYSTEM_{ID} = 16'h0007,
parameter
parameter
                  SUBSYSTEM_VENDOR_ID = 16'h10EE,
```

```
parameter
                  TLRX_RAM_RADDR_LATENCY = 0,
                  TLRX_RAM_RDATALATENCY = 2,
parameter
parameter
                  TL_RX_RAM_WRITE_LATENCY = 0,
                  TL_TX_RAM_RADDR_LATENCY = 0,
parameter
                  TL_TX_RAM_RDATA_LATENCY = 2,
parameter
                  TL_TX_RAM_WRITE_LATENCY = 0,
parameter
                  \label{eq:upconfig_capable} \text{UPCONFIG\_CAPABLE} \ = \ \text{``TRUE''} \ ,
parameter
parameter
                   USER\_CLK\_FREQ = 3,
                   VC\_BASE\_PTR = 12'h0,
parameter
                   VC_CAP_NEXTPTR = 12'h000,
parameter
                   VC_CAP_ON = "FALSE"
parameter
                   VC\_CAP\_REJECT\_SNOOP\_TRANSACTIONS = "FALSE",
parameter
                   VC0_{CPL_{INFINITE}} = "TRUE"
parameter
                   VC0_RX_RAM_LIMIT = 13 \text{ 'h7FF}
parameter
                  VC0\_TOTAL\_CREDITS\_CD = 308,
parameter
parameter
                  VC0\_TOTAL\_CREDITS\_CH = 36,
                   VC0\_TOTAL\_CREDITS\_NPH = 12,
parameter
parameter
                   VC0\_TOTAL\_CREDITS\_PD = 308,
                   VC0\_TOTAL\_CREDITS\_PH = 32,
parameter
                   VC0_TX_LASTPACKET = 29,
parameter
parameter
                   VENDOR_{ID} = 16 \text{ '}h10EE,
                   VSEC\_BASE\_PTR = 12'h0,
parameter
                   VSEC_CAP_NEXTPTR = 12'h000,
parameter
                   VSEC\_CAP\_ON = "FALSE",
parameter
parameter
                  AER\_BASE\_PTR = 12'h128,
parameter
                  AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
                  AER\_CAP\_ECRC\_GEN\_CAPABLE = "FALSE",
parameter
parameter
                   AER\_CAP\_ID = 16'h0001,
parameter
                  AER\_CAP\_INT\_MSG\_NUM\_MSI = 5'h0a,
                  AER\_CAP\_INT\_MSG\_NUM\_MSIX = 5'h15,
parameter
                  AER\_CAP\_NEXTPTR = 12'h160,
parameter
                  AER\_CAP\_ON = "FALSE",
parameter
                  AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE",
parameter
                  AER_CAP_VERSION = 4'h1,
parameter
                   CAPABILITIES_PTR = 8'h40,
parameter
                  CRM\_MODULE\_RSTS = 7'h00,
parameter
                  DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE",
parameter
                  DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
parameter
                  DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE",
parameter
                  DEV\_CAP\_ROLE\_BASED\_ERROR = "TRUE",
parameter
                   DEV_CAP_RSVD_14_12 = 0,
parameter
                   DEV_CAP_RSVD_17_16 = 0,
parameter
                   DEV_CAP_RSVD_31_29 = 0,
parameter
parameter
                  DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE",
parameter
                  DISABLE\_ASPM\_L1\_TIMER = "FALSE"
                  DISABLE\_BAR\_FILTERING = "FALSE",
parameter
parameter
                  DISABLE_ID_CHECK = "FALSE",
                   DISABLE_RX_TC_FILTER = "FALSE"
parameter
                  DNSTREAM_LINK_NUM = 8'h00,
parameter
```

```
DSN\_CAP\_ID = 16'h0003,
parameter
parameter
                  DSN\_CAP\_VERSION = 4'h1
                  ENTER_RVRY_EILL0 = "TRUE",
parameter
parameter
                  INFER_{EI} = 5'h0c,
                  IS\_SWITCH = "FALSE",
parameter
                  LAST\_CONFIG\_DWORD = 10 \text{ '}h3FF,
parameter
                  LINK\_CAP\_ASPM\_SUPPORT = 1,
parameter
                  LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE",
parameter
parameter
                  LINK_CAP_LOS_EXIT_LATENCY_COMCLK_GEN1 = 7
                  LINK_CAP_LOS_EXIT_LATENCY_COMCLK_GEN2 = 7,
parameter
                  LINK_CAP_LOS_EXIT_LATENCY_GEN1 = 7,
parameter
                  LINK_CAP_LOS_EXIT_LATENCY_GEN2 = 7
parameter
parameter
                  LINK\_CAP\_L1\_EXIT\_LATENCY\_COMCLK\_GEN1 = 7,
                  LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7,
parameter
parameter
                  LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7,
                  LINK\_CAP\_L1\_EXIT\_LATENCY\_GEN2 = 7,
parameter
                  LINK_CAP_RSVD_23_22 = 0,
parameter
parameter
                  LINK\_CONTROL\_RCB = 0,
parameter
                  MSI\_BASE\_PTR = 8'h48,
                  MSI_CAP_ID = 8'h05,
parameter
                  MSI_CAP_NEXTPTR = 8'h60,
parameter
                  MSIX\_BASE\_PTR = 8'h9c,
parameter
parameter
                  MSIX\_CAP\_ID = 8'h11,
                  MSIX\_CAP\_NEXTPTR = 8'h00,
parameter
                  N_{FTS}COMCLK_{GEN1} = 255,
parameter
                  N_FTS_COMCLK_GEN2 = 254,
parameter
                  N_FTS_GEN1 = 255,
parameter
parameter
                  N_FTS_GEN2 = 255,
                  PCIE_BASE_PTR = 8'h60,
parameter
parameter
                  PCIE_CAP_CAPABILITY_ID = 8'h10,
                  PCIE\_CAP\_CAPABILITY\_VERSION = 4'h2,
parameter
                  PCIE\_CAP\_ON = "TRUE",
parameter
                  PCIE_CAP_RSVD_15_14 = 0,
parameter
                  PCIE\_CAP\_SLOT\_IMPLEMENTED = "FALSE",
parameter
                  PCIE_REVISION = 2,
parameter
                  PGL0\_LANE = 0,
parameter
                  PGL1\_LANE = 1,
parameter
                  PGL2\_LANE = 2,
parameter
                  PGL3\_LANE = 3,
parameter
                  PGL4\_LANE = 4,
parameter
                  PGL5\_LANE = 5,
parameter
                  PGL6\_LANE = 6,
parameter
parameter
                  PGL7\_LANE = 7,
                  PL\_AUTO\_CONFIG = 0,
parameter
                  PL_FAST_TRAIN = "FALSE",
parameter
parameter
                  PM_BASE_PTR = 8'h40,
                  PM_{CAP\_AUXCURRENT} = 0,
parameter
parameter
                  PM\_CAP\_ID = 8'h01,
                  PM_CAP_ON = "TRUE",
parameter
                  PM.CAP.PME.CLOCK = "FALSE",
parameter
parameter
                  PM_CAP_RSVD_04 = 0,
                  PM_CAP_VERSION = 3,
parameter
                  PM_{CSR\_BPCCEN} = "FALSE",
parameter
```

```
PM_CSR_B2B3 = "FALSE",
parameter
                 RECRC\_CHK = 0,
parameter
parameter
                  RECRC\_CHK\_TRIM = "FALSE",
                  ROOT\_CAP\_CRS\_SW\_VISIBILITY = "FALSE",
parameter
                  SELECT_DLL_IF = "FALSE",
parameter
                  SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
parameter
                  SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
parameter
                  SLOT\_CAP\_ELEC\_INTERLOCK\_PRESENT = "FALSE",
parameter
parameter
                  SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
                 SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
parameter
                 SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
parameter
                 SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE",
parameter
                  SLOT_CAP_PHYSICAL_SLOT_NUM = 13'h0000,
parameter
                 SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE",
parameter
                 SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE",
parameter
                  SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0,
parameter
                 SLOT\_CAP\_SLOT\_POWER\_LIMIT\_VALUE = 8'h00,
parameter
parameter
                  SPARE\_BIT1 = 0,
                  SPARE\_BIT2 = 0.
parameter
                  SPARE\_BIT3 = 0,
parameter
                  SPARE\_BIT4 = 0,
parameter
                  SPARE\_BIT5 = 0,
parameter
                  SPARE_BIT6 = 0,
parameter
parameter
                  SPARE\_BIT7 = 0,
                  SPARE\_BIT8 = 0,
parameter
                  SPARE_BYTE0 = 8'h00,
parameter
                  SPARE_BYTE1 = 8'h00,
parameter
                  SPARE_BYTE2 = 8'h00,
parameter
                  SPARE_BYTE3 = 8'h00,
parameter
parameter
                 SPARE_WORD0 = 32'h000000000,
                 SPARE_WORD1 = 32'h000000000,
parameter
                 SPARE_WORD2 = 32'h000000000,
parameter
                 SPARE_WORD3 = 32'h000000000,
parameter
                  TL_RBYPASS = "FALSE"
parameter
                  TL\_TFC\_DISABLE = "FALSE",
parameter
                  TL_TX_CHECKS_DISABLE = "FALSE",
parameter
parameter
                  EXIT\_LOOPBACK\_ON\_EI = "TRUE",
                  UPSTREAM\_FACING = "TRUE",
parameter
                  UR_INV_REQ = "TRUE",
parameter
                  VC\_CAP\_ID = 16'h0002,
parameter
                  VC_CAP_VERSION = 4'h1,
parameter
                  VSEC\_CAP\_HDR\_ID = 16'h1234,
parameter
                  VSEC\_CAP\_HDR\_LENGTH = 12'h018,
parameter
                  VSEC\_CAP\_HDR\_REVISION = 4'h1,
parameter
                  VSEC_CAP_ID = 16'h000b,
parameter
                  VSEC_CAP_IS_LINK_VISIBLE = "TRUE",
parameter
                  VSEC_CAP_VERSION = 4'h1
parameter
```

2.4 Compile the PCIe Core

The following command will use Xilinx ISE to run map, place&route, bitgen, etc. for the newly generated PCIe core. The results will be written to implement.log. Modify implement.sh to customize the build process.

```
$cd nonocpi/coregen/v6_pcie_v2_5/implement
$implement.sh > implement.log 2>&1
```

Copy the attached files, ace.sh and pcie_ace.cmd, to the nonocpi directory, then the following command will use Xilinx Impact to generate the ace file.

ace.sh

2.5 Creating the BMD Design

Xilinx provides a reference BMD (Bus Master DMA) Design. The instructions that follow are customized from a Xilinx pdf, titled "Bus Master Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions. The file was too big to attach, but currently it is located here: [http://www.xilinx.com/support/documentation/application_n

You will need a (free) account with Xilinx to download and use the BMD design.

There is some prep work:

1. Copy needed coregen files to a new working directory.

```
$cd nonocpi
$mkdir ise_dma_pcie_performance
$cd ise_dma_pcie_performance
$cp -r ../coregen/v6_pcie_v1_7/* .
```

- 2. Change line 4 of nonocpi/ise_dma_pcie_performance/dma_performance_demo/fpga/implement/xst/xst_v6_ml605_prod.scr argument, -ifmt VERILOG to:
 - -ifmt mixed
- 3. Overwrite the contents of xilinx_pci_exp_v6_ep_inc_prod.xst to accommodate mixed languages and new xst formatting requirements:

```
vhdl include .../.../source/v6_pcie_v1_7.vhd
vhdl include .../.../source/pcie_2_0_v6.vhd
vhdl include .../.../source/pcie_upconfig_fix_3451_v6.vhd
vhdl include .../.../source/gtx_drp_chanalign_fix_3752_v6.vhd
vhdl include .../.../source/pcie_gtx_v6.vhd
vhdl include ../../source/gtx_wrapper_v6.vhd
vhdl include .../.../ source/gtx_tx_sync_rate_v6.vhd
vhdl include .../.../ source/gtx_rx_valid_filter_v6.vhd
vhdl include ../../source/pcie_bram_top_v6.vhd
vhdl include .../.../source/pcie_brams_v6.vhd
vhdl include .../.../ source/pcie_bram_v6.vhd
vhdl include ../../source/pcie_clocking_v6.vhd
vhdl include .../.../ source/pcie_pipe_v6.vhd
vhdl include .../.../ source/pcie_pipe_lane_v6.vhd
vhdl include .../.../source/pcie_pipe_misc_v6.vhd
vhdl include .../.../ source/pcie_reset_delay_v6.vhd
#BMD Source
verilog include ../BMD/common/BMD_PCIE_20.v
vhdl include .../.../example_design/xilinx_pcie_2_0_ep_v6.vhd
verilog include .../BMD/v6_pci_exp_64b_app.v
#vhdl include ../../example_design/pcie_app_v6.vhd
verilog include ../BMD/common/BMD.v
verilog include
                ../BMD/BMD_64_RX_ENGINE.v
                ../BMD/BMD_64_TX_ENGINE.v
verilog include
```

```
verilog include
                  ../BMD/common/BMD_GEN2.v
verilog include
                  ../BMD/common/BMD_CFG_CTRL.v
verilog include
                  ../BMD/common/BMD_EP.v
verilog include
                  ../BMD/common/BMD_EP_MEM.v
verilog include
                  ../BMD/common/BMD_EP_MEM_ACCESS.v
                  ../BMD/common/BMD_INTR_CTRL.v
verilog include
verilog include
                  \dots / BMD/common/BMD\_INTR\_CTRL\_DELAY \dots v
verilog include
                  ../BMD/common/BMD_RD_THROTTLE.v
verilog include
                  ../BMD/common/BMD_TO_CTRL.v
```

- 4. Update contraint file preferences
 - (a) Change line 381 of implement_dma.pl to use the right constraints file:

```
 \#SNGDBUILD\_UCF = \$\{dir\}\$\{l\}ucf\$\{l\}xilinx\_pci\_exp\_\$\{prod\}\_\$\{link\_width\}\_lane\_ep\_\$\{board\}\} \\ \$NGDBUILD\_UCF = \$\{dir\}\$\{l\}ucf\$\{l\}xilinx\_pcie\_2\_0\_ep\_\$\{prod\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\} \\ \$NGDBUILD\_UCF = \$\{dir\}\$\{l\}ucf\$\{l\}xilinx\_pcie\_2\_0\_ep\_\$\{prod\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\} \\ \$NGDBUILD\_UCF = \$\{dir\}\$\{l\}ucf\$\{l\}xilinx\_pcie\_2\_0\_ep\_\$\{prod\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\$\{link\_width\}\_lane\_\$\{gend\}\_0\}
```

(b) cp the coregen-generated file coregen/v6_pcie_v2_5/example_design/xilinx_pcie_2_0_ep_v6_04_lane_gen2_xc6vlx240t-ff1156-1-PCIE_X0Y0.ucf to ise_dma_pcie_performance/dma_performance_demo/fpga/implement/ucf/

BMD instructions

- 1. Download xapp1052.zip
- 2. Extract the xapp1052.zip file to your top-level hierarchy. A directory called dma_performance_demo will be added to the core hierarchy.
- 3. Navigate to the following directory: dma_performance_demo/fpga/implement
- 4. Type xilperl implement_dma.pl and hit return. The PERL script will present a series a prompts requesting user input. Based on this user input, the script will grab the necessary files to synthesize and build the design.
 - (a) At the first prompt, select '1' to indicate targeting of a Xilinx Development Platform.
 - (b) At the second prompt, select '4' to indicate the PCI Express solution as a Virtex-6 Integrated Block for PCI Express.
 - (c) At the third prompt, select '1' to confirm the platform as an ML605.
 - (d) At the fourth prompt, select '4' to indicate a x4 Gen 2 speed.
 - (e) At the fifth prompt, select '2' to indicate C-grade silicon.

2.6 Program the Flash with PCIe Design

1. Open Xilinx Impact

impact&

- 2. File -> New Project -> create a new project (click on ok)
- 3. Select Prepare a PROM File (click on ok)
- 4. In the first window of the PROM File Formatter, select BPI Flash: Configure Single FPGA, and click on the first green arrow.
- 5. In the second window of the PROM File Formatter, select the following:
 - Target FPGA: Virtex6
 - Storage Device: xcf128x
- 6. Click "add storage device", and then the second green arrow.

- 7. Make the "Output File Name" ml605_pcie_x4_gen2_bmd, and the "Output File Location" point to the nonocpi/ise_dma_pcie_idirectory (click on ok).
- 8. When prompted, add routed bit from nonocpi/ise_dma_pcie_performance/dma_performance_demo/fpga/implement/results (and no other devices to add to Revision:0) (click ok until returned to the main screen)
- 9. From the main Impact Menu, select Operations -> Generate File
- 10. Once the "Generate Succeeded" banner appears, double-click on Boundary Scan from the iMPACT Flows screen
- 11. From the main Impact Menu, select File -> Initialize Chain, and verify that the xccace and xc6vlx240t devices appear. Close any windows offering configuration options.
- 12. Right click on the blue square, titled SPI/BPI?, and select Add SPI/BPI Flash.
- 13. Browse to nonocpi/ and select ml605_pcie_x4_gen2_bmd.mcs. Click "open"
- 14. In the "Select PROM attached to FPGA:" window, click "ok", as the defaults are correct.
- 15. Right click on the FLASH icon, and select "Program".
- 16. Ensure that the "Erase Before Programming" box is checked, and click on "ok". The programming will take a while, >10min.
- 17. Reboot the machine so that the new Flash contents are recognized.
- 18. Confirm pcie device is recognized:

```
$ lspci|grep Xilinx
08:00.0 RAM memory: Xilinx Corporation Device 6024
```

2.7 Build Kernel Driver and DMA Test App

1. Copy the xbmd directory to root.

```
$ su # cp -r nonocpi/ise_dma_pcie_performance/dma_performance_demo/linux_sw/xbmd /root
```

2. Modify xbmd.c with correct PCI Device ID

When following instructions in xapp1052.pdf, before installing the kernel driver, change xbmd.c:

```
//#define PCI_DEVICE_ID_XILINX_PCIE 0x0007
#define PCI_DEVICE_ID_XILINX_PCIE 0x6024
```

3. Build the kernel driver and application.

```
# cd /root/xbmd
# ./run_bmd.csh
```

4. Run application and execute benchmarking test.

```
./run_xbmd
```

- Select the "Write" checkbox.
- Set "TLP Size" and "TLP's to Transfer" fields both to 32.
- Set the "Run Count" field to 100
- Click "Start"
- The Mb/s will show in red in the "Write Results" field
- 5. Running on an Intel Corporation Xeon E5/Core with a 128-byte payload capability, PCIe writes consistently ran at "' 883MB/s."'