






seq_counter:sequence_counter






```
1  // =====
2  //   Ver  :| Author           :| Mod. Date :| Changes Made:
3  //   V1.1 :| Alexandra Du     :| 06/01/2016:| Added Verilog file
4  // =====
5
6
7  //=====
8  //   This code is generated by Terasic System Builder
9  //=====
10
11 `define ENABLE_ADC_CLOCK
12 `define ENABLE_CLOCK1
13 `define ENABLE_CLOCK2
14 `define ENABLE_SDRAM
15 `define ENABLE_HEX0
16 `define ENABLE_HEX1
17 `define ENABLE_HEX2
18 `define ENABLE_HEX3
19 `define ENABLE_HEX4
20 `define ENABLE_HEX5
21 `define ENABLE_KEY
22 `define ENABLE_LED
23 `define ENABLE_SW
24 `define ENABLE_VGA
25 `define ENABLE_ACCELEROMETER
26 `define ENABLE_ARDUINO
27 `define ENABLE_GPIO
28
29 module DE10_LITE_Golden_Top(
30
31     /////////////// ADC CLOCK: 3.3-V LVTTL ///////////////
32     `ifdef ENABLE_ADC_CLOCK
33         input                ADC_CLK_10,
34     `endif
35     /////////////// CLOCK 1: 3.3-V LVTTL ///////////////
36     `ifdef ENABLE_CLOCK1
37         input                MAX10_CLK1_50,
38     `endif
39     /////////////// CLOCK 2: 3.3-V LVTTL ///////////////
40     `ifdef ENABLE_CLOCK2
41         input                MAX10_CLK2_50,
42     `endif
43
44     /////////////// SDRAM: 3.3-V LVTTL ///////////////
45     `ifdef ENABLE_SDRAM
46         output                [12:0]    DRAM_ADDR,
47         output                [1:0]    DRAM_BA,
48         output                DRAM_CAS_N,
49         output                DRAM_CKE,
50         output                DRAM_CLK,
51         output                DRAM_CS_N,
52         inout                 [15:0]   DRAM_DQ,
53         output                DRAM_LDQM,
54         output                DRAM_RAS_N,
55         output                DRAM_UDQM,
56         output                DRAM_WE_N,
57     `endif
```

```
58
59  ////////////////////////////////////////////////// SEG7: 3.3-V LVTTL ///////////////////////////////////
60 `ifdef ENABLE_HEX0
61     output            [7:0]    HEX0,
62 `endif
63 `ifdef ENABLE_HEX1
64     output            [7:0]    HEX1,
65 `endif
66 `ifdef ENABLE_HEX2
67     output            [7:0]    HEX2,
68 `endif
69 `ifdef ENABLE_HEX3
70     output            [7:0]    HEX3,
71 `endif
72 `ifdef ENABLE_HEX4
73     output            [7:0]    HEX4,
74 `endif
75 `ifdef ENABLE_HEX5
76     output            [7:0]    HEX5,
77 `endif
78
79  ////////////////////////////////////////////////// KEY: 3.3 V SCHMITT TRIGGER ///////////////////////////////////
80 `ifdef ENABLE_KEY
81     input             [1:0]    KEY,
82 `endif
83
84  ////////////////////////////////////////////////// LED: 3.3-V LVTTL ///////////////////////////////////
85 `ifdef ENABLE_LED
86     output            [9:0]    LEDR,
87 `endif
88
89  ////////////////////////////////////////////////// SW: 3.3-V LVTTL ///////////////////////////////////
90 `ifdef ENABLE_SW
91     input             [9:0]    SW,
92 `endif
93
94  ////////////////////////////////////////////////// VGA: 3.3-V LVTTL ///////////////////////////////////
95 `ifdef ENABLE_VGA
96     output            [3:0]    VGA_B,
97     output            [3:0]    VGA_G,
98     output            VGA_HS,
99     output            [3:0]    VGA_R,
100    output            VGA_VS,
101 `endif
102
103  ////////////////////////////////////////////////// Accelerometer: 3.3-V LVTTL ///////////////////////////////////
104 `ifdef ENABLE_ACCELEROMETER
105     output            GSENSOR_CS_N,
106     input             [2:1]    GSENSOR_INT,
107     output            GSENSOR_SCLK,
108     inout             GSENSOR_SDI,
109     inout             GSENSOR_SDO,
110 `endif
111
112  ////////////////////////////////////////////////// Arduino: 3.3-V LVTTL ///////////////////////////////////
113 `ifdef ENABLE_ARDUINO
114     inout             [15:0]    ARDUINO_IO,
```

```
115     inout                ARDUINO_RESET_N,
116 `endif
117
118     //////////////// GPIO, GPIO connect to GPIO Default: 3.3-V LVTTL ////////////////
119 `ifdef ENABLE_GPIO
120     inout                [35:0]        GPIO
121 `endif
122 );
123
124
125 wire [2:0]              column;
126 wire                   row;
127
128 seq_counter #(
129     .CLK_FREQ            (50000000),
130     .UPDATE_HZ           (2)
131 ) sequence_counter (
132     .clk_i               (MAX10_CLK1_50),
133     .rst_ni              (KEY[0]),
134     .column_o            (column),
135     .row_o               (row)
136 );
137
138 display display_output (
139     .clk_i               (MAX10_CLK1_50),
140     .rst_ni              (KEY[0]),
141     .column_i            (column),
142     .row_i               (row),
143     .HEX0                (HEX0),
144     .HEX1                (HEX1),
145     .HEX2                (HEX2),
146     .HEX3                (HEX3),
147     .HEX4                (HEX4),
148     .HEX5                (HEX5)
149 );
150 endmodule
151
```

```
1  module display (
2      input          clk_i,
3      input          rst_ni,
4      input [2:0]    column_i ,
5      input          row_i,
6      output reg [7:0]  HEX0,
7      output reg [7:0]  HEX1,
8      output reg [7:0]  HEX2,
9      output reg [7:0]  HEX3,
10     output reg [7:0]  HEX4,
11     output reg [7:0]  HEX5
12
13 );
14
15 localparam upper_mask = 8'b1001_1100;
16 localparam lower_mask = 8'b1010_0011;
17
18 always @(posedge clk_i or negedge rst_ni) begin
19     if (!rst_ni) begin
20         HEX0 <= 8'hFF;
21         HEX1 <= 8'hFF;
22         HEX2 <= 8'hFF;
23         HEX3 <= 8'hFF;
24         HEX4 <= 8'hFF;
25         HEX5 <= 8'hFF;
26     end else begin
27
28         // Turn off all displays mask (common anode)
29         HEX0 <= 8'hFF;
30         HEX1 <= 8'hFF;
31         HEX2 <= 8'hFF;
32         HEX3 <= 8'hFF;
33         HEX4 <= 8'hFF;
34         HEX5 <= 8'hFF;
35
36         // Overwrite only selected display
37         case (column_i)
38             3'd0: HEX0 <= row_i ? upper_mask : lower_mask;
39             3'd1: HEX1 <= row_i ? upper_mask : lower_mask;
40             3'd2: HEX2 <= row_i ? upper_mask : lower_mask;
41             3'd3: HEX3 <= row_i ? upper_mask : lower_mask;
42             3'd4: HEX4 <= row_i ? upper_mask : lower_mask;
43             3'd5: HEX5 <= row_i ? upper_mask : lower_mask;
44         endcase
45     end
46 end
47
48 endmodule
```



```
1  module seq_counter #(
2      parameter CLK_FREQ      = 50_000_000,
3      parameter UPDATE_HZ     = 2,
4      parameter DISP_WIDTH    = 10
5  )(
6      input                clk_i,
7      input                rst_ni,
8
9      output reg [2:0]      column_o,
10     output reg            row_o
11 );
12
13 localparam CNT_STOP = CLK_FREQ / UPDATE_HZ;
14 localparam WIDTH = $clog2(CLK_FREQ);
15
16 reg [WIDTH-1:0] cnt_o;
17 wire            tick_w = (cnt_o == CNT_STOP - 1);
18
19 always @(posedge clk_i or negedge rst_ni)
20     if (!rst_ni) cnt_o <= 0;
21     else if (tick_w) cnt_o <= 0;
22     else cnt_o <= cnt_o + 1;
23
24
25 always @(posedge clk_i or negedge rst_ni)
26     if (!rst_ni) row_o <= 1'b0;
27     else if (tick_w)
28         if (row_o == 1'b0 && column_o == 3'b101) row_o <= 1'b1;
29         else if (row_o == 1'b1 && column_o == 3'b000) row_o <= 1'b0;
30
31
32 always @(posedge clk_i or negedge rst_ni)
33     if (!rst_ni) column_o <= 3'd0;
34     else if (tick_w)
35         if (row_o == 1'b0 && column_o != 3'b101) column_o <= column_o + 1'b1;
36         else if (row_o == 1'b1 && column_o != 3'b000) column_o <= column_o - 1'b1;
37
38 endmodule
```