Project 1 Synchronous FIFO

Name: George Safwat Wasfy Farag Digital Verification Using System Verilog and UVM



Table of Contents

Design without bugs with Assertions:	
Interface:	8
Тор:	
Shared Package:	10
Transaction:	10
Coverage Collector:	11
Testbench:	14
Scoreboard:	15
Monitor:	19
Transcript:	21
Do file:	22
Simulation:	22
Assertions:	23
Functional coverage:	23
Reports:	24
Code coverage & Assertions:	24
Statement details:	24
Branch details:	27
Condition details:	28
Toggle details:	31
Assertions:	31
Functional & Directive Coverage:	32
Verification Plan:	38

Design without bugs with Assertions:

module FIFO(fifo_intf.DUT intf);

```
localparam max fifo addr = $clog2( intf.FIFO DEPTH);
//ceiling log with base 2
//Depth mem word
reg [ intf.FIFO_WIDTH-1:0] mem [intf.FIFO_DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max fifo addr:0] count; //4-bits
//WRITE
always @(posedge intf.clk or negedge intf.rst_n) begin
    if (!intf.rst n) begin
        wr ptr <= 0;
        intf.overflow<=0;</pre>
        intf.wr ack<=0;</pre>
        intf.wr en<=0;</pre>
    end
    else if(intf.wr en && intf.rd en && intf.empty
)begin
        mem[wr ptr] <= intf.data in;</pre>
        intf.wr ack <= 1;</pre>
        wr ptr <= wr ptr + 1;
        intf.overflow<=0;</pre>
    end
    else if (intf.wr en && !intf.full)
     begin
        mem[wr_ptr] <= intf.data_in;</pre>
        intf.wr ack <= 1;</pre>
        wr ptr <= (wr ptr == intf.FIFO DEPTH-1) ? 0 :</pre>
wr ptr + 1;//adding checker to check the wraparound
        wr ptr <= wr ptr + 1;
        intf.overflow<=0;</pre>
    end
```

```
else begin
        intf.wr ack <= 0;</pre>
        if (intf.full && intf.wr en)
             intf.overflow <= 1;</pre>
         else
             intf.overflow <= 0;</pre>
    end
end
//READ
always @(posedge intf.clk or negedge intf.rst n) begin
    if (!intf.rst n) begin
        rd ptr <= 0;
        intf.underflow<=0;</pre>
        intf.data out<=0;</pre>
        intf.rd en<=0;</pre>
    end
    else if (intf.rd en && (intf.full || !intf.empty))
    begin //read
         intf.data out <= mem[rd ptr];</pre>
         rd ptr <= (rd ptr == intf.FIFO DEPTH-1) ? 0 :
rd ptr + 1;//adding checker to check the wraparound
        rd_ptr <= rd_ptr + 1;
         intf.underflow<=0;</pre>
    end
        else if (intf.empty && intf.rd_en)
//bug==>adding underflow here not below
             intf.underflow <= 1;</pre>
end
always @(posedge intf.clk or negedge intf.rst n) begin
    if (!intf.rst_n) begin
        count <= 0;</pre>
```

```
end
    else begin
        if (({intf.wr_en, intf.rd_en} == 2'b10) &&
!intf.full)
            count <= count + 1;</pre>
        else if ( ({intf.wr en, intf.rd en} == 2'b01) &&
!intf.empty)
            count <= count - 1; //bug==>adding 2 cases
when write and read enable are asserted
        else if ( ({ intf.wr en, intf.rd en} == 2'b11)
&& intf.full)
            count <= count - 1;</pre>
        else if ( ({ intf.wr_en, intf.rd_en} == 2'b11)
&& intf.empty)
            count <= count + 1;</pre>
    end
end
assign intf.full = (count == intf.FIFO DEPTH)? 1 : 0;
assign intf.empty = (count == 0)? 1 : 0;
assign intf.almostfull = (count == intf.FIFO DEPTH-1)?
1 : 0; //bug FIFO DEPTH-2 should be -1
assign intf.almostempty = (count == 1)? 1 : 0;
//Add assertions only in simulation, not in synthesis.
`ifdef SIM
//ASSERTIONS
always comb begin
if(!intf.rst_n) begin
```

```
reset: assert final(count == 0 && wr ptr==0 && rd ptr==0
);
cvr reset:cover final(count == 0 && wr ptr==0 &&
rd ptr==0);
end
end
property p1;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.wr en
&& !intf.full) |=>(intf.wr ack)
endproperty
wr ack assert: assert property(p1);
wr_ack_cvr: cover property(p1);
property p2;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.wr en
&& intf.full) |=>(intf.overflow);
endproperty
overflow assert: assert property(p2);
overflow cvr: cover property(p2);
property p3;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.rd_en
&& intf.empty) |=>(intf.underflow);
endproperty
underflow assert: assert property(p3);
underflow cvr: cover property(p3);
property p4;
@(posedge intf.clk) disable iff(!intf.rst n) (!count) |-
>(intf.empty);
endproperty
empty_assert: assert property(p4);
```

```
empty cvr: cover property(p4);
property p5;
@(posedge intf.clk) disable iff(!intf.rst n)
(count===intf.FIFO DEPTH) |->(intf.full);
endproperty
full assert: assert property(p5);
full cvr: cover property(p5);
property p6;
@(posedge intf.clk) disable iff(!intf.rst n)
(count===(intf.FIFO_DEPTH-1)) |->(intf.almostfull);
endproperty
almostfull assert: assert property(p6);
almostfull_cvr: cover property(p6);
property p7;
@(posedge intf.clk) disable iff(!intf.rst n) (count===1)
|->(intf.almostempty);
endproperty
almostempty_assert: assert property(p7);
almostempty cvr: cover property(p7);
// Write pointer wraparound
property p8;
  @(posedge intf.clk) disable iff(!intf.rst n)
    (wr ptr == intf.FIFO_DEPTH-1 && intf.wr_en &&
!intf.full) |=> (wr ptr == 0);
endproperty
pointer wraparound assert write: assert property(p8);
pointer_wraparound_cvr_write: cover property(p8);
```

```
// Read pointer wraparound
property p9;
 @(posedge intf.clk) disable iff(!intf.rst n)
    (rd ptr == intf.FIFO DEPTH-1 && intf.rd en &&
!intf.empty) |=> (rd_ptr == 0);
endproperty
pointer wraparound assert read: assert property(p9);
pointer wraparound cvr read: cover property(p9);
property p10;
@(posedge intf.clk) disable iff(!intf.rst n)
(wr_ptr<intf.FIFO_DEPTH) && (rd_ptr<intf.FIFO_DEPTH) &&</pre>
(count<=intf.FIFO DEPTH);</pre>
endproperty
threshold assert: assert property(p10);
threshold cvr: cover property(p10);
 endif
endmodule
```

Interface:

```
interface fifo_intf#(parameter FIFO_WIDTH = 16,
parameter FIFO_DEPTH = 8)(clk);
//INPUTS
input bit clk;
bit [FIFO_WIDTH-1:0] data_in;
bit wr_en,rst_n,rd_en;
//OUTPUTS
logic [FIFO_WIDTH-1:0] data_out;
```

```
logic
full,empty,almostfull,almostempty,overflow,underflow,wr
ack;
modport DUT (input clk, data in, rst n, wr en, rd en,
 output
data out, wr ack, overflow, full, empty, almostfull, almostemp
ty,underflow);
modport TEST (input
clk,data out,wr ack,overflow,full,empty,almostfull,almos
tempty,
underflow,output data_in,rst_n,wr_en,rd_en);
modport mon (input
clk,data_in,rst_n,wr_en,rd_en,data_out,wr_ack,overflow,f
ull,
empty,almostfull,almostempty,underflow);
endinterface
```

Top:

```
module top();
```

```
bit clk;
initial begin
clk=0;
forever #1 clk=~clk;
end

fifo_intf intf(clk);
FIFO DUT(intf);
FIFO_tb TEST(intf);
monitor mon(intf);
endmodule
```

Shared Package:

```
package shared_pkg;
bit test_finished; // signal refer to the end of the
testbench
int error_count,correct_count;
event trigger;
endpackage
```

Transaction:

```
package transaction_pkg;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
```

```
class FIFO transaction;
//INPUTS
rand bit clk;
rand bit [FIFO WIDTH-1:0] data in;
rand bit wr en, rst n, rd en;
//OUTPUTS
logic [FIFO WIDTH-1:0] data out;
logic
full,empty,almostfull,almostempty,overflow,underflow,wr_
ack;
int RD_EN_ON_DIST , WR_EN_ON_DIST;
//CONSTRUCTOR
function new(int Read=30, int Write=70);
RD EN ON DIST=Read;
WR EN ON DIST=Write;
endfunction
//CONSTRAINTS
constraint g{
    rst n dist{1:/90,0:/10};
    wr en dist{1:/WR EN ON DIST, 0:/(100-
WR_EN_ON_DIST)};
    rd_en dist{1:/RD_EN_ON_DIST, 0:/(100-
RD EN ON DIST)};
endclass
endpackage
```

Coverage Collector:

```
package func_pkg;
import transaction_pkg::*;
```

```
class FIFO coverage ;
FIFO_transaction F_cvg_txn=new();
covergroup cvr_grp;
write enable: coverpoint F_cvg_txn.wr_en {
    bins wr enable low={0};
    bins wr_enable_high={1};
read enable: coverpoint F cvg txn.rd en{
    bins rd enable low={0};
    bins rd_enable_high={1};
FULL: coverpoint F_cvg_txn.full{
    bins Full low={0};
    bins Full high={1};
EMPTY: coverpoint F_cvg_txn.empty{
    bins Empty_low={0};
    bins Empty high={1};
ALMOSTFULL: coverpoint F cvg txn.almostfull{
    bins Almostfull low={0};
    bins Almostfull_high={1};
ALMOSTEMPTY: coverpoint F_cvg_txn.almostempty{
    bins Almostempty_low={0};
    bins Almostempty high={1};
OVERFLOW: coverpoint F_cvg_txn.overflow{
    bins Overflow_low={0};
```

```
bins Overflow high={1};
UNDERFLOW: coverpoint F cvg txn.underflow{
    bins Underflow low={0};
    bins Underflow high={1};
Write ack: coverpoint F cvg txn.wr ack{
    bins write_acknowledge_low={0};
    bins write acknowledge high={1};
rd_en_with_wr_enable_full: cross read_enable,
write enable, FULL {
    ignore bins read enable with full high=
       binsof(read enable) intersect {1} && binsof(FULL)
intersect {1};
rd en with wr enable empty: cross
read_enable,write_enable,EMPTY{
    ignore bins write enable with empty high=
       binsof(write_enable) intersect {1} &&
binsof(EMPTY) intersect {1};
rd en with wr enable almostfull: cross read enable,
write enable,ALMOSTFULL;
rd en with wr enable almostempty: cross
read enable, write enable, ALMOSTEMPTY;
rd en with wr enable underflow: cross read enable,
write enable, UNDERFLOW {
   ignore bins read with underflow =
       binsof(read enable) intersect {0} &&
```

```
binsof(UNDERFLOW) intersect {1};
rd en with wr enable overflow: cross read enable,
write enable, OVERFLOW {
   ignore bins write with overflow =
       binsof(write enable) intersect {0} &&
       binsof(OVERFLOW) intersect {1};
rd en with wr enable wr ack: cross read enable,
write_enable, Write_ack {
   ignore bins write with wr ack =
       binsof(write_enable) intersect {0} &&
       binsof(Write ack) intersect {1};
endgroup
//CONSTRUCTOR
function new();
cvr grp=new();
endfunction
function void sample data(FIFO transaction F txn);
F cvg txn=F txn;
cvr_grp.sample();
endfunction
endclass
endpackage
```

Testbench:

```
import scoreboard pkg::*;
```

```
import transaction_pkg::*;
import shared_pkg::*;
module FIFO_tb(fifo_intf.TEST intf);
FIFO_transaction fifo_tr;
integer i;
initial begin
    fifo tr=new();
            intf.rst_n = 1;
            intf.rst_n = \overline{0};
             -> trigger;
         @(negedge intf.clk);
            intf.rst_n = 1;
        //READ
        for (i=0;i<10000;i=i+1)begin
        assert(fifo_tr.randomize());
        intf.data_in=fifo_tr.data_in;
        intf.rst_n = fifo_tr.rst_n;
        intf.rd_en = fifo_tr.rd_en;
        intf.wr_en = fifo_tr.wr_en;
        -> trigger;
        $display("rd_en=%d,wr_en=%d",fifo_tr.rd_en,fifo_tr.wr_e
n);
        @(negedge intf.clk);
        end
    test_finished=1;
    -> trigger;
    end
endmodule
```

Scoreboard:

```
package scoreboard_pkg;
import transaction_pkg::*;
```

```
import shared pkg::*;
import func pkg::*;
class FIFO scoreboard;
localparam max fifo addr = $clog2(FIFO DEPTH);
logic [FIFO WIDTH-1:0] data out ref;
logic
full ref, empty ref, almostfull ref, almostempty ref, overfl
ow ref, underflow ref, wr ack ref;
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max fifo addr:0] count;
function void comb flags();
   full ref = (count == FIFO DEPTH) ? 1 : 0;
   empty_ref = (count == 0) ? 1 : 0;
   almostfull ref = (count == FIFO DEPTH-1) ? 1 : 0;
   almostempty ref= (count == 1) ? 1 : 0;
endfunction
function void check data(FIFO transaction tr);
      // Run the reference model
      reference model(tr);
      if((data out ref==tr.data out)&&({full ref,empty r
ef,almostfull ref,almostempty ref,underflow ref,overflow
ref}=={tr.full,tr.empty,tr.almostfull,tr.almostempty,tr
.underflow,tr.overflow}))
      begin
            correct count++;
$display("rst n=%0d data in=%0d data out=%0d
data_out_ref=%0d wr_ack=%0d wr_ack_ref=%0d overflow=%0d
```

```
overflow ref=%0d full=%0d full ref=%0d empty=%0d
empty ref=%0d almostfull=%0d almostfull ref=%0d
almostempty=%0d almostempty ref=%0d underflow=%0d
underflow ref=%0d wr en=%0d rd en=%0d count=%0d",
         tr.rst n, tr.data in, tr.data out,
data out ref,
         tr.wr ack, wr ack ref, tr.overflow,
overflow ref,
         tr.full, full_ref, tr.empty, empty_ref,
         tr.almostfull, almostfull ref, tr.almostempty,
almostempty ref,
         tr.underflow, underflow ref, tr.wr en,
tr.rd en, count);
      end
      else begin
             error count++;
            $display("Error ==> correct count=%d,
error count=%d, data_in=%d, data_out_ref=%d,
tr.data out=%d
",correct_count,error_count,tr.data_in,data_out_ref,tr.d
ata out);
      end
endfunction
function void reference_model(FIFO_transaction ref_tr);
//REFRENCE FOR WRITE
if (!ref tr.rst n) begin
            wr_ptr=0;
            full ref=0;
```

```
wr ack ref=0;
           empty ref=1;
           overflow ref=0;
     end
     else if (ref_tr.wr_en && !full_ref)
     begin
           mem[wr ptr] = ref tr.data in;
           wr_ack_ref = 1;
           wr_ptr <= wr_ptr + 1;
           overflow ref=0;
     end
     else begin
           wr ack ref = 0;
           if (full ref & ref tr.wr en)
                  overflow ref = 1;
            else
                  overflow ref = 0;
     end
//REFRENCE FOR READ
     if (!ref_tr.rst_n) begin
           rd ptr = 0;
           data out ref = 0;
           empty_ref = 1;
           almostempty_ref = 0;
           underflow ref = 0;
     end
     else if(empty_ref && ref_tr.rd_en)
                  underflow ref = 1;
     else if (ref_tr.rd_en && !empty_ref ) begin
           data_out_ref = mem[rd_ptr];
```

```
rd ptr = rd ptr + 1;
            underflow ref=0;
      end
//COUNTER
if (!ref_tr.rst_n) begin
            count = 0;
      end
      else begin
                  ( ({ref tr.wr en, ref tr.rd en} ==
            if
2'b10) && !full_ref)
                  count = count + 1;
            else if ( ({ref_tr.wr_en, ref_tr.rd_en} ==
2'b01) && !empty ref)
                  count = count - 1;
            else if ( ({ref_tr.wr_en, ref_tr.rd_en}
== 2'b11) && empty ref)
                  count = count + 1;
            else if ( ({ref_tr.wr_en, ref_tr.rd_en}
== 2'b11) && full ref)
                  count = count - 1;
      end
      //calling flags
            comb_flags();
endfunction
endclass
endpackage
```

Monitor:

```
import shared_pkg::*;
```

```
import transaction_pkg::*;
import scoreboard_pkg::*;
import func_pkg::*;
module monitor(fifo_intf.mon intf);
FIFO_transaction tr= new();
FIFO_scoreboard sb= new();
FIFO_coverage cov= new();
initial begin
   forever begin
        wait (trigger.triggered);
            @(negedge intf.clk);
            //input
            tr.data_in=intf.data_in;
            tr.wr_en=intf.wr_en;
            tr.rst_n=intf.rst_n;
            tr.rd en=intf.rd en;
            //output
            tr.data_out=intf.data_out;
            tr.full=intf.full;
            tr.empty=intf.empty;
            tr.almostfull=intf.almostfull;
            tr.almostempty=intf.almostempty;
            tr.overflow=intf.overflow;
            tr.underflow=intf.underflow;
            tr.wr_ack=intf.wr_ack;
fork
        //PROCESS 1
```

```
begin
        cov.sample_data(tr);
        //PROCESS 2
        begin
        sb.check_data(tr);
        end
ioin
    if (test_finished==1)begin
    //$display("tr.data_in=%d,intf.data_in=%d,tr.data_out=%d,in
tf.data_out=%d",tr.data_in,intf.data_in,tr.data_out,intf.data_o
ut);
     $display("error_count=%d,
correct_count=%d",error_count,correct_count);
     $stop;
                end
        end
    end
endmodule
```


```
# rm.pol data in=15573 data_out=7417 data_out_ref=7417 vr_ack=0 vr_ack_ref=0 overflow=0 overflow_ref=0 full=1 full_ref=1 empty=0 empty_ref=0 almostfull=0 almostfull_ref=0 almostempty=0 almostempty_ref=0 underflow=0 underflow_ref=0 vr_en=0 rd_en=0 count=0 star_out=7417 vr_ack=0 vr_ack_ref=0 overflow=0 overflow_ref=0 full=1 full_ref=1 empty=0 empty_ref=0 almostfull=0 almostfull_ref=0 almostempty=0 almostempty_ref=0 underflow=0 underflow_ref=0 vr_en=0 rd_en=0 count=0 star_out=7417 vr_ack=0 vr_ack_ref=0 overflow=0 overflow_ref=0 full=1 full_ref=1 empty=0 empty_ref=0 almostfull=0 almostfull_ref=0 almostempty=0 almostempty=ref=0 underflow=0 underflow_ref=0 vr_en=0 rd_en=0 count=0 star_out=7417 vr_ack=0 vr_ack_ref=0 overflow=0 overflow_ref=0 full=1 full_ref=1 empty=0 empty_ref=0 almostfull=0 almostfull_ref=0 almostempty=0 a
```

Transcript:


Do file:

```
vlib work
vlog +define+SIM shared_pkg.sv interface.sv FIFO.sv FIFO_TRANSACTIONS.sv func_cov_collection.sv Monitor.sv scoreboard.sv testbench_fifo.sv
top.sv +cover -covercells
vsim -voptargs=+acc work.top -cover
coverage save FIFO.ucdb -onexit -du work.FIFO
add wave -position insertpoint sim:/top/intf/*
add wave /top/DUT/reset /top/DUT/wr_ack_assert /top/DUT/overflow_assert /top/DUT/underflow_assert /top/DUT/empty_assert /top/DUT/full_assert
/top/DUT/almostfull_assert /top/DUT/almostempty_assert /top/DUT/pointer_wraparound_assert_write /top/DUT/pointer_wraparound_assert_read
/top/DUT/threshold_assert /top/TEST/#ublk#182146786#19/immed_20 /top/TEST/#ublk#182146786#35/immed_36 /top/TEST/#ublk#182146786#51/immed_52
run -all
coverage report -detail -cvg -directive -comments -file F_cover_fifo.txt -noa -all
quit -sim
vcover report FIFO.ucdb -details -all -output coverage_rpt_FIFO.txt
```


Simulation:



Assertions:



Functional coverage:



Reports:

Code coverage & Assertions:

Statement details:

```
Coverage Report by file with details
 === File: FIFO.sv
Statement Coverage:
Enabled Coverage
                                                                                  Hits Misses % Covered
            Statement Coverage for file FIFO.sv --
                                                                                                   module FIFO(fifo_intf.DUT intf);
localparam max_fifo_addr = $clog2( intf.FIFO_DEPTH); //ceiling log with base 2
//Depth mem word
reg [ intf.FIFO_WIDTH-1:0] mem [intf.FIFO_DEPTH-1:0];
       reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count; //4-bits
//WRITE
always @(posedge intf.clk or negedge intf.rst_n) begin
if (lintf.rst_n) begin
wr_ptr <= 0;
intf.overflow(=0;
intf.wr_afs_60.
                                                                                 32613
                                                                                                                         intf.wr_ack<=0;
intf.wr_en<=0;</pre>
                                                                                                         end
else if(intf.wr_en && intf.rd_en && intf.empty )begin
    mem[wr_ptr] <= intf.data_in;
    intf.wr_ack <= 1;
    wr_ptr <= wr_ptr + 1;
    intf.overflow<=0;</pre>
                                                                                   1134
1134
                                                                                                         end
else if (intf.wr_en && !intf.full)
                                                                                                                        mem[wr_ptr] <= intf.data_in;
intf.wr_ack <= 1;
wr_ptr <= (wr_ptr == intf.FIFO_DEPTH-1) ? 0 : wr_ptr + 1;//adding checker to check the wraparound
wr_ptr <= wr_ptr + 1;
intf.overflow(=0;
                                                                                 14922
14922
14922
                                                                                  14922
                                                                                                       end
else begin
  intf.wr_ack <= 0;
  if (intf.full && intf.wr_en)
    intf.overflow <= 1;
  else
    intf.overflow <= 0;</pre>
                                                                                   1120
                                                                                                    //READ
always @(posedge intf.clk or negedge intf.rst_n) begin
if (!intf.rst_n) begin
rd_ptr <= 0;
intf.underflow<=0;
intf.data_out<=0;</pre>
                                                                                  32613
                                                                                   5522
5522
5522
```

```
5522
                                                                                                                                                                  intf.rd en<=0;
45 447 449 551 523 545 567 589 661 623 645 667 688 670 71 72 73 74 75 76 77 78 79 88 12 83 84 85 66 78 88 99 99 11 99 39 99 59 79 98 99 10 91 10 93
                                                                                                                                            end else if (intf.rd_en && (intf.full || !intf.empty))
begin //read
intf.data_out <= mem[rd_ptr];
   rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound
   rd_ptr <= rd_ptr + 1;
   intf.underflow<=0;</pre>
                                                                                                             8208
8208
8208
8208
                                                                                                                                                                 else if (intf.empty && intf.rd_en) //bug==>adding underflow here not below
   intf.underflow <= 1;</pre>
                                                                                                                                     29495
                                                                                                                                            end
else begin
if
                                                                                                                                                         begin
if (({intf.wr_en, intf.rd_en} == 2'b10) && !intf.full)
count <= count + 1;
else if ({{intf.wr_en, intf.rd_en} == 2'b01) && !intf.empty)
count <= count - 1; //bug=->adding 2 cases when write and read enable are asserted
else if (({intf.wr_en, intf.rd_en} == 2'b11) && intf.full)
count <= count - 1;
else if ({intf.wr_en, intf.rd_en} == 2'b11) && intf.empty)
count <= count + 1;</pre>
                                                                                                                                     assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
assign intf.empty = (count == 0)? 1 : 0;
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
assign intf.almostempty = (count == 1)? 1 : 0;
                                                                                                          16634
16634
16634
16634
                                                                                                                                     assign intr.almostempty = (count == 1)? 1 : 0;

//Add assertions only in simulation, not in synthesis.

`ifdef SIM
//ASSERTIOMS

always_comb begin

if(lintf.rst_n) begin
reset: assert final(count == 0 && wr_ptr==0 && rd_ptr==0 );

cvr_reset:cover final(count == 0 && wr_ptr==0 && rd_ptr==0);
end
end
property pl;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.wr_en && !intf.full) |=>(intf.wr_ack)
endproperty
wr_ack assert: assert property(pl);
wr_ack assert: assert property(pl);
wr_ack ever: cover property(pl);
                                                                                                          26964
                                                                                                                                      property p2;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.wr_en && intf.full) |=>(intf.overflow);
endproperty
overflow_assert: assert property(p2);
overflow_cvr: cover property(p2);
                                                                                                                                     property p3;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.rd en && intf.empty) |=>(intf.underflow);
```

Branch details:

```
-----Branch Details-----
Branch Coverage for file FIFO.sv --
                                                        Branch totals: 4 hits of 4 branches = 100.0%
                                                        14922 Count coming in to IF

10411 wr_ptr <= (wr_ptr == intf.FIFO_DEPTH-1) ? 0 : wr_ptr + 1;//adding checker to check the wraparound
13881 wr_ptr <= (wr_ptr == intf.FIFO_DEPTH-1) ? 0 : wr_ptr + 1;//adding checker to check the wraparound
Branch totals: 2 hits of 2 branches = 100.0%
                                      Branch totals: 2 hits of 2 branches = 100.0%
                                                                     Count coming in to IF

if (!intf.rst_n) begin

else if (intf.rd_en && (intf.full || !intf.empty))

else if (intf.empty && intf.rd_en) //bug==>adding underflow here not below

All False Count
                                                         32613
5522
Branch totals: 4 hits of 4 branches = 100.0%
                                         8208 Count coming in to IF

355 rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound

7853 rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound
     50
50
50
Branch totals: 2 hits of 2 branches = 100.0%
                                                        59
59
62
                                                                     Count coming in to IF

if (({intf.wr_en, intf.rd_en} == 2'b10) && !intf.full)

else if ({intf.wr_en, intf.rd_en} == 2'b01) && !intf.empty)

else if ({intf.wr_en, intf.rd_en} == 2'b11) && intf.full)

else if ({intf.wr_en, intf.rd_en} == 2'b11) && intf.empty)
    65
67
69
                                                          2862
                                                           368
                                                                  All False Count
Branch totals: 5 hits of 5 branches = 100.0%
```

```
Count coming in to IF
assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
                                                                    16633
                                                                     15888
Branch totals: 2 hits of 2 branches = 100.0%
                                                                                    Count coming in to IF assign intf.empty = (count == 0)? 1 : 0; assign intf.empty = (count == 0)? 1 : 0;
                                                                      3119
Branch totals: 2 hits of 2 branches = 100.0%
                                                                                    Count coming in to IF
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
                                                                      1139
                                                                    15494
                                                                                    Count coming in to IF assign intf.almostempty = (count == 1)? 1 : 0; assign intf.almostempty = (count == 1)? 1 : 0;
                                                                    16633
                                                                    12964
Branch totals: 2 hits of 2 branches = 100.0%
                                                                  26964
5067
                                                                                   Count coming in to IF if(!intf.rst_n) begin All False Count
Branch totals: 2 hits of 2 branches = 100.0%
                                                  Active Covered Misses % Covered
      Enabled Coverage
      FEC Condition Terms
```

Condition details:

```
Condition Coverage for file FIFO.sv --
-----Focused Condition View-----
Line 16 Item 1 ((intf.wr_en && intf.rd_en) && intf.empty)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.empty
    Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 intf.wr_en_0
      -

      Row
      2:
      1 intf.wr_en_1
      (intf.empty && intf.rd_en)

      Row
      3:
      1 intf.rd_en_0
      intf.wr_en

      Row
      4:
      1 intf.rd_en_1
      (intf.empty && intf.wr_en)

      Row
      5:
      1 intf.empty_0
      (intf.wr_en && intf.rd_en)

      Row
      6:
      1 intf.empty_1
      (intf.wr_en && intf.rd_en)

-----Focused Condition View------
Line 23 Item 1 (intf.wr_en && ~intf.full)
Condition totals: 2 of 2 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.wr_en Y
intf.full Y
    Rows: Hits FEC Target Non-masking condition(s)
  Row 1: 1 intf.wr_en_0 -
Row 2: 1 intf.wr_en_1 ~intf.full
Row 3: 1 intf.full_0 intf.wr_en
Row 4: 1 intf.full_1 intf.wr_en
```

```
------Focused Condition View------
Line 33 Item 1 (intf.full && intf.wr_en)
Condition totals: 2 of 2 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
   intf.full Y
intf.wr_en Y
                          Hits FEC Target
                                                                       Non-masking condition(s)
       Rows:

      Row 1:
      1 intf.full_0
      -

      Row 2:
      1 intf.full_1
      intf.wr_en

      Row 3:
      1 intf.wr_en_0
      intf.full

      Row 4:
      1 intf.wr_en_1
      intf.full

 -------Focused Condition View------
Line 47 Item 1 (intf.rd_en && (intf.full || ~intf.empty))
Condition totals: 3 of 3 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
   intf.rd_en
    intf.full
   intf.empty
        Rows: Hits FEC Target
                                                                 Non-masking condition(s)

      Row 1:
      1 intf.rd_en_0
      -

      Row 2:
      1 intf.rd_en_1
      (intf.full || ~intf.empty)

      Row 3:
      1 intf.full_0
      (intf.rd_en && intf.empty)

      Row 4:
      1 intf.full_1
      intf.rd_en

      Row 5:
      1 intf.empty_0
      (intf.rd_en && ~intf.full)

      Row 6:
      1 intf.empty_1
      (intf.rd_en && ~intf.full)

   Row 3:
Row 4:
Row 5:
Row 6:
```

```
---------Focused Condition View----------
Line 54 Item 1 (intf.empty && intf.rd_en)
Condition totals: 2 of 2 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
-----
intf.empty Y
   intf.rd_en
       Rows:
                           Hits FEC Target
                                                                              Non-masking condition(s)

      Row
      1:
      1 intf.empty_0
      -

      Row
      2:
      1 intf.empty_1
      intf.rd_en

      Row
      3:
      1 intf.rd_en_0
      intf.empty

      Row
      4:
      1 intf.rd_en_1
      intf.empty

 ------Focused Condition View------
Line 63 Item 1 ((.intf.rd_en && intf.wr_en) && ~intf.full)
Condition totals: 3 of 3 input terms covered = 100.0%
    Input Term Covered Reason for no coverage Hint
    intf.rd_en
     intf.full
                            Hits FEC Target
       Rows:
                                                                              Non-masking condition(s)

      Row
      1:
      1 intf.rd_en_0

      Row
      2:
      1 intf.rd_en_1

      Row
      3:
      1 intf.wr_en_0

      Row
      4:
      1 intf.wr_en_1

      Row
      5:
      1 intf.full_0

      Row
      6:
      1 intf.full_1

                                                                               (~intf.full && intf.wr_en)
                                                                               ~intf.rd_en
                                                                               (~intf.full && ~intf.rd_en)
                                                                                (~intf.rd en && intf.wr en)
                                                                               (~intf.rd_en && intf.wr_en)
```

```
Input Term Covered Reason for no coverage Hint
   intf.rd en
   intf.wr_en
   intf.empty
       Rows: Hits FEC Target
                                                                       Non-masking condition(s)
  Row 1: 1 intf.rd_en_0
Row 2: 1 intf.rd_en_1
Row 3: 1 intf.wr_en_0
Row 4: 1 intf.wr_en_1
Row 5: 1 intf.empty_0
Row 6: 1 intf.empty_1
                                                                      (~intf.empty && ~intf.wr_en)
(~intf.empty && intf.rd_en)
intf.rd_en
                                                                       (intf.rd en && ~intf.wr en)
(intf.rd en && ~intf.wr en)
            ------Focused Condition View------
Line 67 Item 1 ((intf.rd_en && intf.wr_en) && intf.full)
Condition totals: 3 of 3 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
   intf.rd en
   intf.wr en
    intf.full
                       Hits FEC Target
                                      FEC Target Non-masking condition(s)
       Rows:

      Row 1:
      1 intf.rd_en_0
      -

      Row 2:
      1 intf.rd_en_1
      (intf.full && intf.wr_en)

      Row 3:
      1 intf.wr_en_0
      intf.rd_en

      Row 4:
      1 intf.wr_en_1
      (intf.full && intf.rd_en)

      Row 5:
      1 intf.full_0
      (intf.rd_en && intf.wr_en)

      Row 6:
      1 intf.full_1
      (intf.rd_en && intf.wr_en)

                                                                      (intf.full && intf.rd en)
(intf.rd en && intf.wr en)
(intf.rd en && intf.wr en)
   -----Focused Condition View------
Line 69 Item 1 ((intf.rd_en && intf.wr_en) && intf.empty)
Condition totals: 3 of 3 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
   intf.rd_en
   intf.wr en
   intf.empty
                          Hits FEC Target
       Rows:
                                                                        Non-masking condition(s)

      Row
      1:
      1 intf.rd_en_0
      -

      Row
      2:
      1 intf.rd_en_1
      (intf.empty && intf.wr_en)

      Row
      3:
      1 intf.wr_en_0
      intf.rd_en

      Row
      4:
      1 intf.wr_en_1
      (intf.empty && intf.rd_en)

      Row
      5:
      1 intf.empty_0
      (intf.rd_en && intf.wr_en)

      Row
      6:
      1 intf.empty_1
      (intf.rd_en && intf.wr_en)

Expression Coverage:
     Enabled Coverage
-----
FEC Expression Terms
                                                 Active Covered Misses % Covered
                                                          0
                                                                                                     100.0
FSM Coverage:
      Enabled Coverage Active Hits Misses % Covered
                                                                                                   100.0
100.0
      FSMs
                                                       0 0
0 0
           States
                                                                                            8
                                                                                                     100.0
             Transitions
Toggle Coverage:
     Enabled Coverage Active Hits Misses % Covered
Toggle Bins 20 20 0 100.0
```

Toggle details:

Toggle Details						
Toggle Coverage for	File F	IFO.sv				
Line			Node	1H->0L	0L->1H	"Coverage"
6			wr_ptr[2]	1	1	100.00
6			wr_ptr[1]	1	1	100.00
6			wr_ptr[0]	1	1	100.00
6			rd_ptr[2]	1	1	100.00
6			rd ptr[1]	1	1	100.00
6			rd ptr[0]	1	1	100.00
7			count[3]	1	1	100.00
7			count[2]	1	1	100.00
7			count[1]	1	1	100.00
7			count[0]	1	1	100.00
Total Node Count		10				
Toggled Node Count		10				
Untoggled Node Count		0				
Toggle Coverage	=	100.0%	(20 of 20 bins)			

Assertions:

```
DIRECTIVE COVERAGE:
                                        Design Design Lang File(Line)
                                                                             Count Status
                                        Unit UnitType
/\top#DUT /cvr_reset
                                               Verilog SVA FIFO.sv(94)
                                                                              870 Covered
/\top#DUT /wr_ack_cvr
                                               Verilog
                                                        SVA FIF0.sv(101)
                                                                              5077 Covered
/\top#DUT /overflow_cvr
                                        FIF0
                                               Verilog SVA FIF0.sv(107)
                                                                              684 Covered
                                               Verilog SVA
                                                             FIF0.sv(113)
/\top#DUT /underflow_cvr
                                        FIF0
                                                                              406 Covered
                                                             FIF0.sv(119)
FIF0.sv(125)
/\top#DUT /empty_cvr
                                               Verilog SVA
                                                                              1398 Covered
/\top#DUT /full_cvr
                                        FIF0
                                                                              1051 Covered
                                               Verilog SVA
/\top#DUT /almostfull_cvr
                                        FIF0
                                               Verilog
                                                             FIF0.sv(131)
                                                                               862 Covered
/\top#DUT /almostempty_cvr
                                        FIF0
                                               Verilog
                                                             FIF0.sv(137)
                                                                              1554 Covered
/\top#DUT /pointer_wraparound_cvr_write
                                        FIF0
                                               Verilog
                                                       SVA
                                                             FIF0.sv(145)
                                                                              347 Covered
                                       FIFO
FIFO
/\top#DUT /pointer_wraparound_cvr_read
                                               Verilog
                                                             FIF0.sv(153)
                                                                               76 Covered
/\top#DUT /threshold_cvr
                                               Verilog SVA FIFO.sv(160)
                                                                              5077 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 11
ASSERTION RESULTS:
                   File(Line)
                                    Failure Pass
/\top#DUT /reset
                  FIF0.sv(93)
/\top#DUT /wr_ack_assert
                    FIFO.sv(100)
/\top#DUT /overflow_assert
                    FIF0.sv(106)
/\top#DUT /underflow_assert
                    FIF0.sv(112)
/\top#DUT /empty_assert
                    FIF0.sv(118)
/\top#DUT /full_assert
                    FIF0.sv(124)
/\top#DUT /almostfull_assert
                    FIF0.sv(130)
/\top#DUT /almostempty_assert
                    FIF0.sv(136)
/\top#DUT /pointer_wraparound_assert_write
                    FIF0.sv(144)
/\top#DUT /pointer_wraparound_assert_read
                    FIF0.sv(152)
/\top#DUT /threshold_assert
                    FIF0.sv(159)
Total Coverage By File (code coverage only, filtered view): 100.0%
```

Functional & Directive Coverage:

COVERGROUP COVERAGE:

Covergroup Status	Metric	Goal
TYPE /func_pkg/FIFO_coverage/cvr_grp	100.0%	100
Covered		
covered/total bins:	64	64
missing/total bins:	0	64
% Hit:	100.0%	100
Coverpoint cvr_grp::write_enable	100.0%	100
Covered	2	2
<pre>covered/total bins: missing/total bins:</pre>	0	2
% Hit:	100.0%	100
bin wr enable low	12826	100
Covered	12020	_
bin wr enable high	17176	1
Covered		
Coverpoint cvr grp::read enable	100.0%	100
Covered		
<pre>covered/total bins:</pre>	2	2
missing/total bins:	0	2
% Hit:	100.0%	100
bin rd_enable_low	19937	1
Covered		
bin rd_enable_high	10065	1
Covered	100 00	100
Coverpoint cvr_grp::FULL Covered	100.0%	100
covered/total bins:	2	2
missing/total bins:	0	2
% Hit:	100.0%	100
bin Full low	28105	1
Covered	20100	_
bin Full high	1897	1
Covered		
Coverpoint cvr_grp::EMPTY	100.0%	100
Covered		
<pre>covered/total bins:</pre>	2	2
missing/total bins:	0	2
% Hit:	100.0%	100
bin Empty_low	24387	1
Covered	F.61.F	4
bin Empty_high	5615	1
Covered	100 00	100
Covered Covered	100.0%	100
Covered covered/total bins:	2	2
covered/total bins:	۷	۷

<pre>missing/total bins: % Hit:</pre>	0 100.0%	2 100
bin Almostfull_low	27992	1
Covered bin Almostfull_high	2010	1
Covered Coverpoint cvr grp::ALMOSTEMPTY	100.0%	100
Covered		2
<pre>covered/total bins: missing/total bins:</pre>	2	2 2
% Hit:	100.0%	100
bin Almostempty_low Covered	23463	1
bin Almostempty_high	6539	1
Covered	100 0%	100
Coverpoint cvr_grp::OVERFLOW Covered	100.0%	100
covered/total bins:	2	2
missing/total bins:	0	2
% Hit:	100.0%	100
bin Overflow_low	28882	1
Covered	1120	1
bin Overflow_high Covered	1120	T
Coverpoint cvr grp::UNDERFLOW	100.0%	100
Covered		
covered/total bins:	2	2
missing/total bins:	0	2
% Hit:	100.0%	100
bin Underflow_low	25757	1
Covered bin Underflow high	4245	1
Covered	12.10	_
Coverpoint cvr_grp::Write_ack	100.0%	100
Covered	_	_
covered/total bins:	2	2
missing/total bins:	100.0%	2 100
% Hit: bin write acknowledge low	100.0% 13946	100
Covered	13340	_
bin write acknowledge high	16056	1
Covered		
Cross cvr_grp::rd_en_with_wr_enable_full	100.0%	100
Covered	6	6
<pre>covered/total bins: missing/total bins:</pre>	6 0	6 6
% Hit:	100.0%	100
bin <rd enable="" low="" low,full="" low,wr=""></rd>	8841	1
Covered		
<pre>bin <rd_enable_high,wr_enable_low,full_low></rd_enable_high,wr_enable_low,full_low></pre>		
	3585	1
Covered him and anable low wr enable high Full low		
<pre>bin <rd_enable_low,wr_enable_high,full_low></rd_enable_low,wr_enable_high,full_low></pre>		

	9199	1
Covered bin <rd_enable_high,wr_enable_high,full_low></rd_enable_high,wr_enable_high,full_low>	6480	1
Covered bin <rd_enable_low,wr_enable_low,full_high></rd_enable_low,wr_enable_low,full_high>	400	1
Covered bin <rd_enable_low,wr_enable_high,full_high></rd_enable_low,wr_enable_high,full_high>	1497	1
Covered		
<pre>ignore_bin read_enable_with_full_high ZERO</pre>	0	
<pre>Cross cvr_grp::rd_en_with_wr_enable_empty Covered</pre>	100.0%	100
<pre>covered/total bins: missing/total bins: % Hit:</pre>	6 0 100.0%	6 6 100
<pre>bin <rd_enable_low,wr_enable_low,empty_low></rd_enable_low,wr_enable_low,empty_low></pre>	5143	1
Covered bin <rd_enable_low,wr_enable_high,empty_low></rd_enable_low,wr_enable_high,empty_low>	10696	1
Covered bin <rd_enable_high,wr_enable_low,empty_low></rd_enable_high,wr_enable_low,empty_low>	2068	1
Covered bin <rd_enable_high,wr_enable_high,empty_low></rd_enable_high,wr_enable_high,empty_low>	6480	1
Covered bin <rd_enable_low,wr_enable_low,empty_high></rd_enable_low,wr_enable_low,empty_high>	4098	1
Covered bin <rd_enable_high,wr_enable_low,empty_high></rd_enable_high,wr_enable_low,empty_high>	1517	1
Covered ignore_bin write_enable_with_empty_high ZERO	0	
Cross cvr_grp::rd_en_with_wr_enable_almostfull	100.0%	100
<pre>Covered covered/total bins: missing/total bins: % Hit: bin <rd_enable_low,wr_enable_low,almostfull_low.< pre=""></rd_enable_low,wr_enable_low,almostfull_low.<></pre>		8 8 100
Covered	8804	1
<pre>bin <rd_enable_high,wr_enable_low,almostfull_: covered<="" pre=""></rd_enable_high,wr_enable_low,almostfull_:></pre>	Low> 3386	1
<pre>bin <rd_enable_low,wr_enable_high,almostfull_< pre=""></rd_enable_low,wr_enable_high,almostfull_<></pre>	low> 10124	1
Covered bin <rd_enable_high,wr_enable_high,almostfull_< td=""><td>_low></td><td></td></rd_enable_high,wr_enable_high,almostfull_<>	_low>	

5678	1
Covered bin <rd_enable_low,wr_enable_low,almostfull_high> 437</rd_enable_low,wr_enable_low,almostfull_high>	1
Covered bin <rd_enable_high,wr_enable_low,almostfull_high></rd_enable_high,wr_enable_low,almostfull_high>	_
Covered him and anable law us anable high Almostfull high	1
<pre>bin <rd_enable_low,wr_enable_high,almostfull_high></rd_enable_low,wr_enable_high,almostfull_high></pre>	1
<pre>bin <rd_enable_high,wr_enable_high,almostfull_high></rd_enable_high,wr_enable_high,almostfull_high></pre>	1
Covered Cross cvr_grp::rd_en_with_wr_enable_almostempty 100.0%	100
Covered covered/total bins: missing/total bins: % Hit: 100.0%	8 8 100
<pre>bin <rd_enable_low,wr_enable_low,almostempty_low></rd_enable_low,wr_enable_low,almostempty_low></pre>	1
<pre>bin <rd_enable_high,wr_enable_low,almostempty_low></rd_enable_high,wr_enable_low,almostempty_low></pre>	1
<pre>bin <rd_enable_low,wr_enable_high,almostempty_low></rd_enable_low,wr_enable_high,almostempty_low></pre>	1
Covered bin <rd_enable_high,wr_enable_high,almostempty_low> 3881</rd_enable_high,wr_enable_high,almostempty_low>	1
Covered bin <rd_enable_low,wr_enable_low,almostempty_high> 1405</rd_enable_low,wr_enable_low,almostempty_high>	1
Covered bin <rd_enable_high,wr_enable_low,almostempty_high> 550</rd_enable_high,wr_enable_low,almostempty_high>	1
Covered bin <rd_enable_low,wr_enable_high,almostempty_high> 1985</rd_enable_low,wr_enable_high,almostempty_high>	1
Covered bin <rd_enable_high,wr_enable_high,almostempty_high></rd_enable_high,wr_enable_high,almostempty_high>	
Covered Cross cvr_grp::rd_en_with_wr_enable_underflow 100.0%	100
Covered covered/total bins: missing/total bins: % Hit: 100.0% bin <rd_enable_low,wr_enable_low,underflow_low> 8304</rd_enable_low,wr_enable_low,underflow_low>	6 6 100
Covered bin <rd_enable_high,wr_enable_low,underflow_low></rd_enable_high,wr_enable_low,underflow_low>	_

2862	1
Covered bin <rd_enable_low,wr_enable_high,underflow_low> 9245</rd_enable_low,wr_enable_high,underflow_low>	1
Covered bin <rd_enable_high,wr_enable_high,underflow_low> 5346</rd_enable_high,wr_enable_high,underflow_low>	1
Covered bin <rd_enable_high,wr_enable_low,underflow_high></rd_enable_high,wr_enable_low,underflow_high>	
Covered	1
bin <rd_enable_high,wr_enable_high,underflow_high> 1134</rd_enable_high,wr_enable_high,underflow_high>	1
Covered ignore_bin read_with_underflow 2388 Occurred	
Cross cvr_grp::rd_en_with_wr_enable_overflow 100.0% Covered	100
<pre>covered/total bins: missing/total bins: 0 % Hit: 100.0%</pre>	6 6 100
<pre>bin <rd_enable_low,wr_enable_low,overflow_low></rd_enable_low,wr_enable_low,overflow_low></pre>	1
Covered bin <rd_enable_low,wr_enable_high,overflow_low> 9944</rd_enable_low,wr_enable_high,overflow_low>	1
Covered bin <rd_enable_high,wr_enable_low,overflow_low> 3585</rd_enable_high,wr_enable_low,overflow_low>	1
Covered bin <rd_enable_high,wr_enable_high,overflow_low> 6112</rd_enable_high,wr_enable_high,overflow_low>	1
Covered bin <rd_enable_low,wr_enable_high,overflow_high> 752</rd_enable_low,wr_enable_high,overflow_high>	1
Covered bin <rd_enable_high,wr_enable_high,overflow_high> 368</rd_enable_high,wr_enable_high,overflow_high>	1
Covered ignore_bin write_with_overflow 0	
ZERO Cross cvr_grp::rd_en_with_wr_enable_wr_ack 100.0% Covered	100
covered/total bins: missing/total bins: % Hit: 100.0% bin <rd_enable_low,wr_enable_low,write_acknowledge_low> 9241</rd_enable_low,wr_enable_low,write_acknowledge_low>	6 6 100
Covered bin <rd_enable_low,wr_enable_high,write_acknowledge_low> 752</rd_enable_low,wr_enable_high,write_acknowledge_low>	1
Covered bin <rd_enable_high,wr_enable_low,write_acknowledge_low></rd_enable_high,wr_enable_low,write_acknowledge_low>	

Covered			3303	1	-
bin <rd_enable_high,wr_enable_high,write_acknowledge_low> 368 1</rd_enable_high,wr_enable_high,write_acknowledge_low>					
Covered bin <rd_enable_low,wr_enable_high,write_acknowledge_high></rd_enable_low,wr_enable_high,write_acknowledge_high>					
Covered			9944	1	-
<pre>bin <rd_enable_high,wr_enable_hi< pre=""></rd_enable_high,wr_enable_hi<></pre>	gh,writ	e_acknowle	edge_l 6112	high> 1	-
Covered ignore_bin write_with_wr_ack			0		
ZERO CLASS FIFO coverage					
TOTAL COVERGROUP COVERAGE: 100.0% COVER	GROUP T	YPES: 1			
DIRECTIVE COVERAGE:					
Name	Design	Design	Lang	File(Line)	
Count Status	Unit	UnitType			
/top/DUT/cvr_reset 2611 Covered	FIFO	Verilog	SVA	FIFO.sv(95	5)
/top/DUT/wr_ack_cvr	FIFO	Verilog	SVA	FIFO.sv(10	12)
14571 Covered /top/DUT/overflow cvr	FIFO	Verilog	SVA	FIFO.sv(10	(8)
1017 Covered				(4.4	
<pre>/top/DUT/underflow_cvr 1682 Covered</pre>	FIFO	Verilog	SVA	FIFO.sv(11	.4)
/top/DUT/empty_cvr	FIFO	Verilog	SVA	FIFO.sv(12	20)
5029 Covered /top/DUT/full cvr	FIFO	Verilog	SVA	FIFO.sv(12	26)
1719 Covered		77	0777	DTD0 - /10	
/top/DUT/almostfull_cvr 1838 Covered	FIFO	Verilog	SVA	FIFO.sv(13	5∠)
/top/DUT/almostempty_cvr	FIFO	Verilog	SVA	FIFO.sv(13	88)
5894 Covered /top/DUT/pointer wraparound cvr write	FIFO	Verilog	SVA	FIFO.sv(14	(6)
953 Covered		77 ' 7	07.73	DTD0 - /15	
<pre>/top/DUT/pointer_wraparound_cvr_read 331 Covered</pre>	FIFO	Verilog	SVA	FIFO.sv(15	94)
/top/DUT/threshold_cvr 27091 Covered	FIFO	Verilog	SVA	FIFO.sv(16	51)
27091 Covered					
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS	: 11				

3585 1

Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	0	we make directed testing for the reset signal at the beginning of testbench initialize the FIFO & then randomize it inside loops by constraining it to be active less often	reset signal	Output Checked against zero in check_data function
FIFO_2		Randomization under constraints on the data_in & write enable	we include cover point for the wr_en signal & for full signal	Output Checked against check_data function
FIFO_3	If write enable deasserted and active read asserted we check the FIFO if it is not empty so we will read from the FIFO & get the value to be stored in data_out signal	Randomization under constraints for read enable signal	· '	Output Checked against check_data function
FIFO_4	When read_enable and write_enable are asserted together, the outcome is determined by the status flags. If the full flag is asserted, the design gives priority to the read operation. If the empty flag is asserted, the design instead gives priority to the write operation. In cases where neither flag is asserted, the read and write operations are carried out concurrently.	NO Randomization occur for the output flags	We defined nine coverpoints to monitor the activity of read_enable, write_enable, and each of the output flags. In addition, we introduced seven cross coverage points to capture specific combinations (bins) that occur between the read and write enables and the output flags.	