# Project 1 Synchronous FIFO

# Name: George Safwat Wasfy Farag Digital Verification Using System Verilog and UVM



## **Table of Contents**

Design without bugs with Assertions:	3
Interface:	g
Тор:	10
Shared Package:	10
Transaction:	11
Coverage Collector:	12
Testbench:	15
Scoreboard:	16
Monitor:	20
Transcript:	22
Do file:	22
Simulation:	23
Assertions:	23
Functional coverage:	23
Reports:	24
Code coverage & Assertions:	24
Statement details:	24
Branch details:	27
Condition details:	28
Toggle details:	33
Assertions:	33
Functional Coverage:	34
Verification Plan:	37

#### Design without bugs with Assertions:

```
module FIFO(fifo intf.DUT intf);
localparam max fifo addr = $clog2( intf.FIFO DEPTH);
//ceiling log with base 2
//Depth mem word
reg [ intf.FIFO_WIDTH-1:0] mem [intf.FIFO_DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max fifo addr:0] count;
//WRITE
always @(posedge intf.clk or negedge intf.rst n) begin
    if (!intf.rst n) begin
        wr ptr <= 0;
        intf.overflow<=0;</pre>
        intf.wr ack<=0;</pre>
    end
    else if(intf.wr en && intf.rd en && intf.empty
)begin
        mem[wr ptr] <= intf.data in;</pre>
        intf.wr ack <= 1;</pre>
        wr ptr <= wr ptr + 1;
        intf.overflow<=0;</pre>
    end
    else if (intf.wr en && count < intf.FIFO DEPTH)</pre>
     begin
        mem[wr ptr] <= intf.data in;</pre>
        intf.wr ack <= 1;</pre>
        wr ptr <= (wr ptr == intf.FIFO DEPTH-1) ? 0 :</pre>
wr ptr + 1;//adding checker to check the wraparound
        wr ptr <= wr ptr + 1;
```

```
intf.overflow<=0;</pre>
    end
    else begin
         intf.wr ack <= 0;</pre>
         if (intf.full && intf.wr en)
             intf.overflow <= 1;</pre>
         else
             intf.overflow <= 0;</pre>
    end
end
//READ
always @(posedge intf.clk or negedge intf.rst_n) begin
    if (!intf.rst n) begin
        rd ptr <= 0;
        intf.underflow<=0;</pre>
        intf.data out<=0;</pre>
    end
    else if (intf.wr en && intf.rd en && intf.full)
    begin
         intf.data out <= mem[rd ptr];</pre>
         rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 :
rd_ptr + 1;//adding checker to check the wraparound
        rd ptr <= rd ptr + 1;
        intf.underflow<=0;</pre>
    end
    else if (intf.rd en && count != 0)
     begin
         intf.data_out <= mem[rd_ptr];</pre>
         rd ptr <= rd ptr + 1;
         intf.underflow<=0;</pre>
    end
```

```
else if (intf.empty && intf.rd en) //bug==>adding
underflow here not below
            intf.underflow <= 1;
        else
            intf.underflow <= 0;</pre>
end
always @(posedge intf.clk or negedge intf.rst n) begin
    if (!intf.rst n) begin
        count <= 0;</pre>
    end
    else begin
        if (({intf.wr en, intf.rd en} == 2'b10) &&
!intf.full)
            count <= count + 1;</pre>
        else if ( ({intf.wr_en, intf.rd_en} == 2'b01) &&
!intf.empty)
            count <= count - 1; //bug==>adding 2 cases
when write and read enable are asserted
        else if ( ({ intf.wr_en, intf.rd_en} == 2'b11)
&& intf.full)
            count = count - 1;
                    else if ( ({
intf.wr en, intf.rd en} == 2'b11) && intf.empty)
            count = count + 1;
    end
end
assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
assign intf.empty = (count == 0)? 1 : 0;
```

```
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)?
1 : 0; //bug FIFO DEPTH-2 should be -1
assign intf.almostempty = (count == 1)? 1 : 0;
//Add assertions only in simulation, not in synthesis.
`ifdef SIM
//ASSERTIONS
always comb begin
if(!intf.rst n) begin
reset: assert final(count == 0 && wr ptr==0 && rd ptr==0
);
cvr reset:cover final(count == 0 && wr ptr==0 &&
rd ptr==0);
end
end
property p1;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.wr en
&& !intf.full) |=>(intf.wr ack)
endproperty
wr ack assert: assert property(p1);
wr ack cvr: cover property(p1);
property p2;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.wr en
&& intf.full) |=>(intf.overflow);
endproperty
overflow assert: assert property(p2);
overflow_cvr: cover property(p2);
property p3;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.rd_en
&& intf.empty) |=>(intf.underflow);
```

```
endproperty
underflow assert: assert property(p3);
underflow cvr: cover property(p3);
property p4;
@(posedge intf.clk) disable iff(!intf.rst_n) (!count) |-
>(intf.empty);
endproperty
empty_assert: assert property(p4);
empty cvr: cover property(p4);
property p5;
@(posedge intf.clk) disable iff(!intf.rst n)
(count===intf.FIFO DEPTH) |->(intf.full);
endproperty
full assert: assert property(p5);
full_cvr: cover property(p5);
property p6;
@(posedge intf.clk) disable iff(!intf.rst n)
(count===(intf.FIFO_DEPTH-1)) |->(intf.almostfull);
endproperty
almostfull assert: assert property(p6);
almostfull cvr: cover property(p6);
property p7;
@(posedge intf.clk) disable iff(!intf.rst n) (count===1)
|->(intf.almostempty);
endproperty
almostempty assert: assert property(p7);
almostempty_cvr: cover property(p7);
```

```
// Write pointer wraparound
property p8;
  @(posedge intf.clk) disable iff(!intf.rst n)
    (wr ptr == intf.FIFO DEPTH-1 && intf.wr en &&
!intf.full) |=> (wr_ptr == 0);
endproperty
pointer wraparound assert write: assert property(p8);
pointer wraparound cvr write: cover property(p8);
// Read pointer wraparound
property p9;
  @(posedge intf.clk) disable iff(!intf.rst_n)
    (rd ptr == intf.FIFO DEPTH-1 && intf.rd en &&
!intf.empty) |=> (rd ptr == 0);
endproperty
pointer wraparound assert read: assert property(p9);
pointer wraparound cvr read: cover property(p9);
property p10;
@(posedge intf.clk) disable iff(!intf.rst n)
(wr_ptr<intf.FIFO_DEPTH) && (rd_ptr<intf.FIFO_DEPTH) &&</pre>
(count<=intf.FIFO DEPTH)</pre>
endproperty
threshold assert: assert property(p10);
threshold cvr: cover property(p10);
 endif
endmodule
```

#### Interface:

```
interface fifo intf#(parameter FIFO WIDTH = 16,
parameter FIFO DEPTH = 8)(clk);
//INPUTS
input bit clk;
bit [FIFO WIDTH-1:0] data in;
bit wr_en,rst_n,rd_en;
//OUTPUTS
logic [FIFO WIDTH-1:0] data out;
logic
full,empty,almostfull,almostempty,overflow,underflow,wr
ack;
modport DUT (input clk,data_in,rst_n,wr_en,rd_en,
 output
data out, wr ack, overflow, full, empty, almostfull, almostemp
ty,underflow);
modport TEST (input
clk,data out,wr ack,overflow,full,empty,almostfull,almos
tempty,
underflow,output data_in,rst_n,wr_en,rd_en);
modport mon (input
clk,data in,rst n,wr en,rd en,data out,wr ack,overflow,f
ull,
empty,almostfull,almostempty,underflow);
endinterface
```

#### Top:

```
module top();
bit clk;
initial begin
clk=0;
forever #1 clk=~clk;
end

fifo_intf intf(clk);
FIFO DUT(intf);
FIFO_tb TEST(intf);
monitor mon(intf);
endmodule
```

## **Shared Package:**

```
package shared_pkg;
bit test_finished; // signal refer to the end of the
testbench
int error_count,correct_count;
event trigger;
endpackage
```

#### **Transaction:**

```
package transaction pkg;
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
class FIFO transaction;
//INPUTS
rand bit clk;
rand bit [FIFO WIDTH-1:0] data in;
rand bit wr en, rst n, rd en;
//OUTPUTS
logic [FIFO WIDTH-1:0] data out;
logic
full,empty,almostfull,almostempty,overflow,underflow,wr_
ack;
int RD_EN_ON_DIST , WR_EN_ON_DIST;
//CONSTRUCTOR
function new(int Read=30, int Write=70);
RD EN ON DIST=Read;
WR EN ON DIST=Write;
endfunction
//CONSTRAINTS
constraint g{
    rst n dist{1:/90,0:/10};
    wr en dist{1:/WR EN ON DIST, 0:/(100-
WR EN ON DIST)};
    rd_en dist{1:/RD_EN_ON_DIST, 0:/(100-
RD EN ON DIST)};
endclass
endpackage
```

#### **Coverage Collector:**

```
package func pkg;
import transaction_pkg::*;
class FIFO coverage ;
FIFO transaction F cvg txn=new();
covergroup cvr_grp;
write_enable: coverpoint F_cvg_txn.wr_en {
    bins wr enable={0,1};
read enable: coverpoint F_cvg_txn.rd_en{
    bins rd enable={0,1};
FULL: coverpoint F_cvg_txn.full{
    bins Full={0,1};
EMPTY: coverpoint F_cvg_txn.empty{
    bins Empty={0,1};
ALMOSTFULL: coverpoint F_cvg_txn.almostfull{
    bins Almostfull={0,1};
ALMOSTEMPTY: coverpoint F_cvg_txn.almostempty{
    bins Almostempty={0,1};
OVERFLOW: coverpoint F cvg txn.overflow{
    bins Overflow={0,1};
UNDERFLOW: coverpoint F cvg txn.underflow{
```

```
bins Underflow={0,1};
Write_ack: coverpoint F_cvg_txn.wr_ack{
    bins write acknowledge={0,1};
rd en with wr enable full: cross read enable,
write enable, FULL {
   ignore bins rd en with active full =
       binsof(read enable) intersect {1} &&
       binsof(FULL) intersect {1};
rd en with wr enable empty: cross
read enable,write enable,EMPTY;
rd en with wr enable almostfull: cross read enable,
write enable, ALMOSTFULL;
rd en with wr enable almostempty: cross
read enable, write enable, ALMOSTEMPTY;
rd en with wr enable underflow: cross read enable,
write enable, UNDERFLOW {
   ignore bins read with underflow =
       binsof(read enable) intersect {0} &&
       binsof(UNDERFLOW) intersect {1};
rd en with wr enable overflow: cross read enable,
write_enable, OVERFLOW {
   ignore bins write with overflow =
       binsof(write enable) intersect {0} &&
       binsof(OVERFLOW) intersect {1};
```

```
rd_en_with_wr_enable_wr_ack: cross read_enable,
write_enable, Write_ack {
   ignore bins write with wr ack =
       binsof(write_enable) intersect {0} &&
       binsof(Write_ack) intersect {1};
endgroup
//CONSTRUCTOR
function new();
cvr_grp=new();
//F_cvg_txn = new();
endfunction
function void sample_data(FIFO_transaction F_txn);
F_cvg_txn=F_txn;
cvr_grp.sample();
endfunction
endclass
endpackage
```

#### **Testbench:**

```
import scoreboard_pkg::*;
import transaction_pkg::*;
import shared_pkg::*;
module FIFO_tb(fifo_intf.TEST intf);
FIFO transaction fifo tr;
integer i;
initial begin
    fifo_tr=new();
            intf.rst_n = 1;
            intf.rst_n = 0;
            -> trigger;
         @(negedge intf.clk);
            intf.rst_n = 1;
        //READ
        for (i=0;i<10000;i=i+1)begin
        assert(fifo_tr.randomize());
        intf.data_in=fifo_tr.data_in;
        intf.rst_n = fifo_tr.rst_n;
        intf.rd en = fifo tr.rd en;
        intf.wr_en = fifo_tr.wr_en;
        -> trigger;
        $display("rd_en=%d,wr_en=%d",fifo_tr.rd_en,fifo_tr.wr_e
n);
        @(negedge intf.clk);
        end
    test finished=1;
    -> trigger;
    end
endmodule
```

#### Scoreboard:

```
package scoreboard_pkg;
import transaction pkg::*;
import shared pkg::*;
import func_pkg::*;
class FIFO scoreboard;
localparam max fifo addr = $clog2(FIFO DEPTH);
logic [FIFO WIDTH-1:0] data out ref;
logic
full ref,empty ref,almostfull ref,almostempty ref,overflow ref,
underflow_ref,wr_ack_ref;
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max fifo addr:0] count;
function void comb flags();
   full ref = (count == FIFO DEPTH) ? 1 : 0;
   empty ref = (count == 0)? 1:0;
   almostfull ref = (count == FIFO DEPTH-1) ? 1 : 0;
   almostempty ref= (count == 1) ? 1 : 0;
endfunction
function void check data(FIFO_transaction tr);
      // Run the reference model
      reference model(tr);
      if((data out ref==tr.data out)&&({full ref,empty ref,almo
stfull ref,almostempty ref,underflow ref,overflow ref}=={tr.ful
1,tr.empty,tr.almostfull,tr.almostempty,tr.underflow,tr.overflo
w}))
      begin
            correct count++;
$display("rst_n=%0d data_in=%0d data_out=%0d data_out_ref=%0d
wr ack=%0d wr ack ref=%0d overflow=%0d overflow ref=%0d
```

```
full=%0d full ref=%0d empty=%0d empty ref=%0d almostfull=%0d
almostfull ref=%0d almostempty=%0d almostempty ref=%0d
underflow=%0d underflow ref=%0d wr en=%0d rd en=%0d count=%0d",
         tr.rst_n, tr.data_in, tr.data_out, data_out_ref,
         tr.wr ack, wr ack ref, tr.overflow, overflow ref,
         tr.full, full_ref, tr.empty, empty_ref,
         tr.almostfull, almostfull_ref, tr.almostempty,
almostempty_ref,
        tr.underflow, underflow ref, tr.wr en, tr.rd en,
count);
      end
      else begin
             error count++;
            $display("Error ==> correct_count=%d,
error count=%d, data in=%d, data_out_ref=%d, tr.data_out=%d
',correct_count,error_count,tr.data_in,data_out_ref,tr.data_out
);
      end
endfunction
function void reference model(FIFO transaction ref tr);
//REFRENCE FOR WRITE
if (!ref_tr.rst_n) begin
            wr ptr=0;
            full ref=0;
            wr ack ref=0;
            empty_ref=1;
            overflow_ref=0;
      end
      else if (ref_tr.wr_en && count < FIFO DEPTH)
```

```
begin
            mem[wr_ptr] = ref_tr.data_in;
            wr_ack_ref = 1;
            wr_ptr <= wr_ptr + 1;</pre>
            overflow ref=0;
      end
      else if(ref tr.wr en && ref_tr.rd_en && empty_ref )begin
            mem[wr_ptr] = ref_tr.data_in;
            wr_ack_ref = 1;
            wr_ptr <= wr_ptr + 1;</pre>
            wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr +</pre>
1;
            overflow ref=0;
      end
      else begin
            wr_ack_ref = 0;
            if (full ref & ref tr.wr en)
                   overflow ref = 1;
            else
                   overflow_ref = 0;
      end
//REFRENCE FOR READ
      if (!ref_tr.rst_n) begin
            rd_ptr = 0;
            data_out_ref = 0;
            empty_ref = 1;
            almostempty_ref = 0;
            underflow_ref = 0;
      end
      else if (ref_tr.rd_en && count != 0) begin
            data_out_ref = mem[rd_ptr];
```

```
rd_ptr = rd_ptr + 1;
            underflow_ref=0;
      end
      else if(ref_tr.wr_en && ref_tr.rd_en && full_ref )begin
            data out ref = mem[rd_ptr];
            rd_ptr = rd_ptr + 1;
            rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr +
1;
            underflow ref=0;
      end
      else begin
            if(empty_ref && ref_tr.rd_en)
                  underflow_ref = 1;
        else
                   underflow ref = 0;
      end
//COUNTER
if (!ref_tr.rst_n) begin
            count = 0;
      end
      else begin
                  ( ({ref_tr.wr_en, ref_tr.rd_en} == 2'b10) &&
            if
!full ref)
                  count = count + 1;
            else if ( ({ref_tr.wr_en, ref_tr.rd_en} == 2'b01)
&& !empty ref)
                  count = count - 1;
                     ( ({ref_tr.wr_en, ref_tr.rd_en} ==
            else if
2'b11) && empty_ref)
                  count = count + 1;
                     ( ({ref_tr.wr_en, ref_tr.rd_en} ==
            else if
2'b11) && full ref)
                  count = count - 1;
      end
```

#### Monitor:

```
import shared_pkg::*;
import transaction_pkg::*;
import scoreboard_pkg::*;
import func_pkg::*;
module monitor(fifo_intf.mon intf);
FIFO_transaction tr= new();
FIFO_scoreboard sb= new();
FIFO coverage cov= new();
initial begin
    forever begin
        wait (trigger.triggered);
            @(negedge intf.clk);
            //input
            tr.data_in=intf.data_in;
            tr.wr_en=intf.wr_en;
            tr.rst_n=intf.rst_n;
            tr.rd en=intf.rd_en;
            //output
            tr.data_out=intf.data_out;
            tr.full=intf.full;
            tr.empty=intf.empty;
            tr.almostfull=intf.almostfull;
            tr.almostempty=intf.almostempty;
            tr.overflow=intf.overflow;
```

```
tr.underflow=intf.underflow;
            tr.wr_ack=intf.wr_ack;
fork
        //PROCESS_1
        begin
        cov.sample_data(tr);
        end
        //PROCESS_2
        begin
        sb.check_data(tr);
        end
join
    if (test_finished==1)begin
    //$display("tr.data_in=%d,intf.data_in=%d,tr.data_out=%d,in
tf.data_out=%d",tr.data_in,intf.data_in,tr.data_out,intf.data_o
ut);
     $display("error_count=%d,
correct_count=%d",error_count,correct_count);
     $stop;
                end
        end
    end
endmodule
```

#### **Transcript:**

0 data\_in=20724 data\_out=0 data\_out\_ref=0 wr\_ack=0 wr\_ack\_ref=0 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=1 empty\_ref=1 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty\_ref=0 underflow=0 underflo FIRST THRO GASA\_IMADOVAS GASA\_GOUND GASA\_GOU

ret\_nel\_date\_in=36425 data\_out=0 data\_out\_ref=0 wr\_ack=1 wr\_ack\_ref=1 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 almostfull=0 al

rd\_en=0,wr\_en=1
rst\_n=1 data\_in=41006 data\_out=0 data\_out\_ref=0 wr\_ack=1 wr\_ack\_ref=1 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty\_ref=0 underflow=0 under low\_ref=0 wr\_en=1 rd\_en=0 count=2
rd\_en=0,wr\_en=1
rst\_n=1 data\_in=40888 data\_out=0 data\_out\_ref=0 wr\_ack=1 wr\_ack\_ref=1 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty=0 almostempty\_ref=0 underflow=0 under low\_ref=0 wr\_en=1 rd\_en=0 count=3

IN\_UNION\_NE\_UNION\_TENTO NEED NOT AND THE PROPERTY OF THE PROPE ow ref=0 wr en=1 rd en=0 count=4 ION\_TEL=0 MI\_EN=0 - COMMENT.
Tel\_en=0, WI\_en=0
Tel\_en=0
Tel\_en=0, WI\_en=0
Tel\_en=0, WI\_en=0
Tel\_en=0, WI\_en=0
Tel\_en=0,

rst\_n=1 data\_in=27097 data\_out=0 data\_out\_ref=0 wr\_ack=0 wr\_ack\_ref=0 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty=0 almostempty=0 almostempty=0 underflow=0 under rd\_en=1, wr\_en=1
rd\_en=1, wr\_en=1
rs\_n=1 data\_in=1496 data\_out=36425 data\_out\_ref=36425 wr\_ack=1 wr\_ack\_ref=1 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty=0 underflow=underflow\_ref=0 wr\_en=1 rd\_en=1 count=4
rd\_en=0, wr\_en=1
rst\_n=1 data\_in=26280 data\_out=36425 data\_out\_ref=36425 wr\_ack=1 wr\_ack\_ref=1 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostempty=0 almostempty\_ref=0 underflow\_ounderflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 underflow\_ounderflow\_ounderflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 underflow\_ounderflow\_ounderflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 underflow\_ounderflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 almostfull\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 full\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 full=0 full\_ref=0 full=0 full\_ref=0

rd\_en=0,wr\_en=0
rst\_n=1 data\_in=30072 data\_out=36425 data\_out\_ref=36425 wr\_ack=0 wr\_ack\_ref=0 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostempty=0 almostempty=0 almostempty\_ref=0 underflow underflow\_ref=0 wr\_en=0 rd\_en=0 count=5

rd\_en=0, wr\_en=0
rst\_n=1 data\_in=337 data\_out=36425 data\_out\_ref=36425 wr\_ack=0 wr\_ack\_ref=0 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostempty=0 almostempty\_ref=0 underflow=0
underflow\_ref=0 wr\_en=0 rd\_en=0 count=5 moneration\_relevore envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envolve\_envorounces
red\_envorounces
red\_en

rd\_en=1,xr\_en=0 = rst\_n=41006 data\_out\_ref=41006 wr\_ack=0 wr\_ack\_ref=0 overflow=0 overflow\_ref=0 full=0 full\_ref=0 empty=0 empty\_ref=0 almostfull=0 almostfull\_ref=0 almostfull\_ref=0 almostempty=0 almostempty=0 almostempty\_ref=0 underflow 0 underflow\_ref=0 wr\_en=0 rd\_en=1 count=5

### Do file:

vlog +define+SIM shared\_pkg.sv top.sv interface.sv FIF0.sv FIF0\_TRANSACTIONS.sv func\_cov\_collection.sv Monitor.sv scoreboard.sv testbench\_fifo.sv +cover -covercells vsim -voptargs=+acc work.top -cover coverage save FIFO.ucdb -onexit -du work.FIFO


add wave /top/DUT/reset /top/DUT/Wr\_ack\_assert /top/DUT/overflow\_assert /top/DUT/underflow\_assert /top/DUT/empty\_assert /top/DUT/full\_assert /top/DUT/almostfull\_assert /top/DUT/almostfull\_assert /top/DUT/almostempty\_assert /top/DUT/pointer\_wraparound\_assert\_read /top/DUT/threshold\_assert /top/TEST/#ublk#182146786#16/immed\_\_17 add wave -position insertpoint sim:/top/intf/\*

run -all


coverage report -detail -cvg -directive -comments -file F\_cover\_fifo.txt -noa -all

vcover report FIFO.ucdb -details -all -output coverage\_rpt\_FIFO.txt


#### Simulation:



#### **Assertions:**



### **Functional coverage:**



#### **Reports:**

#### Code coverage & Assertions:

Statement details:

```
Coverage Report by file with details
______
=== File: FIFO.sv
Statement Coverage:
   Enabled Coverage
                          Active
                                    Hits
                                           Misses % Covered
                                     40
                                                   100.0
Statement Coverage for file FIFO.sv --
                                            module FIFO(fifo_intf.DUT intf);
localparam max_fifo_addr = $clog2( intf.FIFO_DEPTH); //ceiling log with base 2
   1
                                            //Depth mem word
                                            reg [ intf.FIFO_WIDTH-1:0] mem [intf.FIFO_DEPTH-1:0];
                                            reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
                                            //WRITE
                                            always @(posedge intf.clk or negedge intf.rst_n) begin if (!intf.rst_n) begin
                                    10872
   11
12
13
14
15
16
17
18
19
20
21
                                     1860
                                                     wr ptr <= 0;
                                     1860
                                                      intf.overflow<=0;</pre>
                                     1860
                                                     intf.wr_ack<=0;</pre>
                                               end
                                               308
                                     308
                                     308
                                                     wr ptr <= wr ptr + 1;
                                                     intf.overflow<=0;</pre>
                                      308
                                               else if (intf.wr_en && count < intf.FIFO_DEPTH)
   23
                                               begin
                                     5278
                                                     mem[wr ptr] <= intf.data in;</pre>
```

```
5278
5278
5278
5278
                                                                                                                  intf.wm_ack <= 1;
wm_ptr <= (wm_ptr == intf.FIFO_DEPTH-1) ? 0 : wm_ptr + 1;//adding checker to check the wraparound
wm_ptr <= wm_ptr + 1;
intf.overflow(=0;</pre>
25627829933333333344124444455555555555661
                                                                                                 end
else begin
  intf.wr_ack <= 0;
  if (intf.full && intf.wr_en)
      intf.overflow <= 1;
  intf.overflow <= 0;</pre>
                                                                            3426
                                                                            2673
                                                                                                  end
                                                                                            end
end
//READ
always @(posedge intf.clk or negedge intf.rst_n) begin
if (lintf.rst_n) begin
rd_ptr <= 0;
intf.underflow<=0;
intf.udata_out<=0;</pre>
                                                                          10872
                                                                            1860
1860
                                                                            1860
                                                                                                  end
else if (intf.wr_en && intf.rd_en && intf.full)
begin
                                                                             237
237
237
237
                                                                                                                  intf.data_out <= mem[rd_ptr]; rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound rd_ptr <= rd_ptr + 1; intf.underflow<-0;
                                                                                                   end
else if (intf.rd_en && count != 0)
begin
                                                                            2012
2012
2012
                                                                                                                 intf.data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
intf.underflow<=0;</pre>
                                                                                                   else if (intf.empty && intf.rd_en) //bug==>adding underflow here not below intf.underflow <= 1;
                                                                              459
                                                                                                            else
```

```
intf.underflow <= 0;</pre>
                                                           6304
end
                                                                         always @(posedge intf.clk or negedge intf.rst_n) begin
   if (!intf.rst_n) begin
      count <= 0;</pre>
                                                           9950
                                                           1824
                                                                            end
else begin
if
                                                                                        3916
                                                            650
                                                            237
                                                             308
                                                                        end
end
                                                                        assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
assign intf.empty = (count == 0)? 1 : 0;
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
assign intf.almostempty = (count == 1)? 1 : 0;
                                                           5926
5926
                                                           5926
5926
                                                                         //Add assertions only in simulation, not in synthesis. 
 `ifdef SIM \,
                                                                         //ASSERTIONS
                                                                        //Asserious
always_comb begin
if(!intf.rst_n) begin
reset: assert final(count == 0 && wr_ptr==0 && rd_ptr==0);
cvr_reset:cover final(count == 0 && wr_ptr==0 && rd_ptr==0);
end
end
                                                           9587
                                                                        property p1;
@(posedge intf.clk) disable iff(!intf.rst n) (intf.wr en && !intf.full) |=>(intf.wr ack)
```

```
99
100
101
102
103
                                                                             wr_ack_assert: assert property(p1);
wr_ack_cvr: cover property(p1);
                                                                             property p2;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.wr_en && intf.full) |=>(intf.overflow);
104
105
106
107
108
109
                                                                             overflow_assert: assert property(p2);
overflow_cvr: cover property(p2);
                                                                             property p3;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.rd_en && intf.empty) |=>(intf.underflow);
110
111
112
113
                                                                             underflow_assert: assert property(p3);
underflow_cvr: cover property(p3);
114
115
                                                                            property p4;
@(posedge intf.clk) disable iff(!intf.rst_n) (!count) |->(intf.empty);
116
117
                                                                             empty_assert: assert property(p4);
empty_cvr: cover property(p4);
118
119
120
121
122
123
                                                                             property p5;
@(posedge intf.clk) disable iff(!intf.rst_n) (count===intf.FIFO_DEPTH) |->(intf.full);
                                                                             endproperty
full assert: assert property(p5);
full cvr: cover property(p5);
124
125
126
127
                                                                             property p6;
@(posedge intf.clk) disable iff(!intf.rst_n) (count===(intf.FIFO_DEPTH-1)) |->(intf.almostfull);
128
129
                                                                             endproperty
almostfull_assert: assert property(p6);
almostfull_cvr: cover property(p6);
130
131
132
133
                                                                             property p7;
@(posedge intf.clk) disable iff(!intf.rst_n) (count===1) |->(intf.almostempty);
134
135
136
137
                                                                             endproperty
almostempty_assert: assert property(p7);
almostemptv cvr: cover propertv(p7);
```

```
139
140
141
142
143
144
145
146
147
151
152
153
154
155
156
157
158
159
161
161
162
162
                                                                                          // Write pointer wraparound
                                                                                         property p8;
@(posedge intf.clk) disable iff(!intf.rst_n)
  (wr_ptr == intf.FIFO_EEPTH-1 && intf.wr_en && !intf.full) |=> (wr_ptr == 0);
                                                                                          endproperty
pointer_wraparound_assert_write: assert property(p8);
pointer_wraparound_cvr_write: cover property(p8);
                                                                                          // Read pointer wraparound
                                                                                         property p9;
  @(posedge intf.clk) disable iff(!intf.rst_n)
   (rd_ptr == intf.FIFO_DEPTH-1 && intf.rd_en && !intf.empty) |=> (rd_ptr == 0);
                                                                                          endproperty pointer_wraparound_assert_read: assert property(p9);
                                                                                          pointer_wraparound_cvr_read: cover property(p9);
                                                                                         property p10;
@(posedge intf.clk) disable iff(!intf.rst_n) (intf.wr_en && !intf.full) |=>(intf.wr_ack);
endproperty
threshold_assert: assert property(p10);
threshold_cvr: cover property(p10);
`endif
                                                                                         endmodule
Branch Coverage:
Enabled Coverage
                                                      Active
                                                                          Hits
                                                                                       Misses % Covered
      Branches
                                                            32
                                                                                              0 100.0
```

#### Branch details:

```
Count coming in to IF
rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound
rd_ptr <= (rd_ptr == intf.FIFO_DEPTH-1) ? 0 : rd_ptr + 1;//adding checker to check the wraparound
                                                                                 237
       48
48
Branch totals: 2 hits of 2 branches = 100.0%
                                                                                9950 Count coming in to IF
1824 if (!intf.rst_n) begin
8126 else begin
      66
66
69
Branch totals: 2 hits of 2 branches = 100.0%
                                                                                              Count coming in to IF

if ( ({intf.wr_en, intf.rd_en} == 2'b10) && !intf.full)

else if ( ({intf.wr_en, intf.rd_en} == 2'b01) && !intf.empty)

else if ( { intf.wr_en, intf.rd_en} == 2'b11) && intf.full)

else if ( { intf.wr_en, intf.rd_en} == 2'b11) && intf.empty)
                                                                                 8126
3916
      70
70
72
74
76
                                                                                  650
                                                                                308
3015
Branch totals: 5 hits of 5 branches = 100.0%
                                                                                5925 Count coming in to IF

433 assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;

5492 assign intf.full = (count == intf.FIFO_DEPTH)? 1 : 0;
       83
83
       83
       nch totals: 2 hits of 2 branches = 100.0%
                                                                                5925
954
                                                                                                Count coming in to IF
assign intf.empty = (count == 0)? 1 : 0;
assign intf.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%
```

```
Count coming in to IF
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
assign intf.almostfull = (count == intf.FIFO_DEPTH-1)? 1 : 0; //bug FIFO_DEPTH-2 should be -1
                                             5925
   85
                                              605
Branch totals: 2 hits of 2 branches = 100.0%
   -----IF Branch------
                                                      Count coming in to IF
assign intf.almostempty = (count == 1)? 1 : 0;
                                             5925
                                                      assign intf.almostempty = (count == 1)? 1 : 0;
   86
                                             4860
Branch totals: 2 hits of 2 branches = 100.0%
       Count coming in to IF if(!intf.rst_n) begin All False Count
                                             1699
                                             7888
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
                                Active Covered
                                                    Misses % Covered
   Enabled Coverage
   FEC Condition Terms
                                 26
                                            26
                                                      0 100.0
```

#### Condition details:

```
Condition Coverage for file FIFO.sv --
------Focused Condition View------
Line 15 Item 1 ((intf.wr en && intf.rd en) && intf.empty)
Condition totals: 3 of 3 input terms covered = 100.0%
 Input Term Covered Reason for no coverage Hint
  intf.wr en Y
  intf.rd_en
  intf.emptv
    Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 intf.wr_en_0

      Row
      2:
      1 intf.wr en_1

                                            (intf.empty && intf.rd_en)
                 1 intf.wr_en_1
1 intf.rd_en_0 intf.wr_en
1 intf.rd_en_1 (intf.empty && intf.wr_en)
1 intf.empty_0 (intf.wr_en && intf.rd_en)
1 intf.empty_1 (intf.wr_en && intf.rd_en)
  Row 3:
  Row 4:
  Row 5:
  Row 6:
Condition totals: 2 of 2 input terms covered = 100.0%
                 Input Term Covered Reason for no coverage Hint
                 intf.wr_en
                                   Y
Y
  (count < intf.FIFO_DEPTH)
                                                     Non-masking condition(s)
     Rows: Hits FEC Target

      Row
      1:
      1 intf.wr_en_0

      Row
      2:
      1 intf.wr_en_1

                                                      (count < intf.FIFO DEPTH)</pre>
  Row 2: 1 intr.wr_en_1 (count < intf.FIFO_DEPTH)_0 intf.wr_en_1 (count < intf.FIFO_DEPTH)_1 intf.wr_en_1
  Row 4:
                   1 (count < intf.FIFO_DEPTH)_1 intf.wr_en</pre>
```

```
------Focused Condition View-------
Line
             32 Item 1 (intf.full && intf.wr en)
Condition totals: 2 of 2 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
                          Υ
   intf.full
                           Υ
  intf.wr_en
      Rows: Hits FEC Target Non-masking condition(s)

      Row 1:
      1 intf.full_0
      -

      Row 2:
      1 intf.full_1
      intf.wr_en

      Row 3:
      1 intf.wr_en_0
      intf.full

      Row 4:
      1 intf.wr_en_1
      intf.full

  ------Focused Condition View------Focused Condition
Line 45 Item 1 ((intf.wr_en && intf.rd_en) && intf.full)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.wr_en Y
  intf.rd_en
   intf.full
                          Υ
      Rows: Hits FEC Target
                                                              Non-masking condition(s)

      Row
      1:
      1 intf.wr_en_0

      Row
      2:
      1 intf.wr_en_1

      Row
      3:
      1 intf.rd_en_0

      Row
      4:
      1 intf.rd_en_1

      Row
      5:
      1 intf.full_0

      Row
      6:
      1 intf.full_1

                                                              (intf.full && intf.rd en)
                                                              intf.wr en
                                                              (intf.full && intf.wr en)
  Row 5:
Row 6:
                         1 intf.full_0
1 intf.full_1
                                                              (intf.wr en && intf.rd en)
                                                               (intf.wr en && intf.rd en)
```

```
------Focused Condition View------
Line 53 Item 1 (intf.rd en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.0%
   Input Term Covered Reason for no coverage Hint
   intf.rd_en Y
 (count != 0)
                   Υ
    Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 intf.rd_en_0 -
Row 2: 1 intf.rd_en_1 (count != 0)
Row 3: 1 (count != 0)_0 intf.rd_en
Row 4: 1 (count != 0)_1 intf.rd_en
------Focused Condition View------
Line 59 Item 1 (intf.empty && intf.rd en)
Condition totals: 2 of 2 input terms covered = 100.0%
 Input Term Covered Reason for no coverage Hint
 intf.empty
 intf.rd en
                  Y
    Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 intf.empty 0
                 1 intf.empty 1
 Row 2:
                                       intf.rd en
             1 intf.rd_en_0
1 intf rd or 1
                                        intf.empty
 Row 3:
                 1 intf.rd_en_1
                                        intf.empty
 Row 4:
```

```
------Focused Condition View------
Line 70 Item 1 ((~intf.rd en && intf.wr en) && ~intf.full)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.rd_en Y
   intf.full
                      Y
     Rows: Hits FEC Target Non-masking condition(s)

      Row 1:
      1 intf.rd_en_0
      (~intf.full && intf.wr_en)

      Row 2:
      1 intf.rd_en_1
      -

      Row 3:
      1 intf.wr_en_0
      ~intf.rd_en

      Row 4:
      1 intf.wr_en_1
      (~intf.full && ~intf.rd_en)

      Row 5:
      1 intf.full_0
      (~intf.rd_en && intf.wr_en)

      Row 6:
      1 intf.full_1
      (~intf.rd_en && intf.wr_en)

-----Focused Condition View------
Line 72 Item 1 ((intf.rd en && ~intf.wr en) && ~intf.empty)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.rd en
  intf.wr en
  intf.empty
     Rows: Hits FEC Target
                                                      Non-masking condition(s)
  Row 1: 1 intf.rd_en_0
  Row 2:
                  1 intf.rd_en_1
1 intf.wr_en_0
1 intf.wr_en_1
                                                    (~intf.empty && ~intf.wr en)
  Row 3:
Row 4:
                                                       (~intf.empty && intf.rd en)
                                                       intf.rd en
                                                       (intf.rd en && ~intf.wr en)
  Row 5:
                      1 intf.empty 0
                    1 intf.empty_1
                                                       (intf.rd en && ~intf.wr en)
  Row 6:
```

```
-----Focused Condition View-----
Line 74 Item 1 ((intf.rd_en && intf.wr_en) && intf.full)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.rd en
  intf.wr en
   intf.full
     Rows: Hits FEC Target Non-masking condition(s)
                            ------

      Row 1: 1 intf.rd_en_0
      -

      Row 2: 1 intf.rd_en_1 (intf.full && intf.wr_en)

      Row 3: 1 intf.wr_en_0 intf.rd_en

      Row 4: 1 intf.wr_en_1 (intf.full && intf.rd_en)

      Row 5: 1 intf.full_0 (intf.rd_en && intf.wr_en)

      Row 6: 1 intf.full_1 (intf.rd_en && intf.wr_en)

------Focused Condition View------
Line 76 Item 1 ((intf.rd en && intf.wr en) && intf.empty)
Condition totals: 3 of 3 input terms covered = 100.0%
  Input Term Covered Reason for no coverage Hint
  intf.rd_en
                         Υ
  intf.wr en
                        Y
  intf.empty
     Rows: Hits FEC Target Non-masking condition(s)

      Row 1: 1 intf.rd_en_0
      -

      Row 2: 1 intf.rd_en_1 (intf.empty && intf.wr_en)

      Row 3: 1 intf.wr_en_0 intf.rd_en

      Row 4: 1 intf.wr_en_1 (intf.empty && intf.rd_en)

      Row 5: 1 intf.empty_0 (intf.rd_en && intf.wr_en)

      Row 6: 1 intf.empty_1 (intf.rd_en && intf.wr_en)

  Row 5:
Row 6:
Expression Coverage:
                                    Active Covered Misses % Covered
    Enabled Coverage
    FEC Expression Terms
                                                      0
                                                                   0 100.0
FSM Coverage:
                            Active Hits Misses % Covered
    Enabled Coverage
    FSMs
                                                                             100.0
                                       0 0 0 100.0
0 0 0 100.0
        States
         Transitions
Toggle Coverage:
                             Active Hits Misses % Covered
     Enabled Coverage
                                                                  0 100.0
    Toggle Bins
                                           20
                                                        20
```

#### Toggle details:

```
Toggle Coverage for File FIFO.sv --
                                                     0L->1H "Coverage"
                                           1H->0L
     Line
                                    Node
                                wr_ptr[2]
                                                                100.00
                                                               100.00
                                wr_ptr[1]
                                wr_ptr[0]
                                                               100.00
                                rd ptr[2]
                                                               100.00
       6
                                rd_ptr[1]
                                                               100.00
                                 rd_ptr[0]
                                                                100.00
                                 count[3]
                                                                100.00
                                                                100.00
                                 count[2]
                                                                100.00
                                 count[1]
                                 count[0]
                                                                100.00
Total Node Count
                        10
Toggled Node Count =
Untoggled Node Count =
                         0
Toggle Coverage
                     100.0% (20 of 20 bins)
```

#### **Assertions:**

```
DIRECTIVE COVERAGE:
                                        Design Design Lang File(Line)
                                        Unit UnitType
/\top#DUT /cvr_reset
/\top#DUT /wr_ack_cvr
                                       FIFO Verilog SVA FIFO.sv(94)
FIFO Verilog SVA FIFO.sv(101)
                                                                              870 Covered
                                                                             5077 Covered
                                        FIFO Verilog SVA FIFO.sv(107)
/\top#DUT /overflow cvr
                                                                              684 Covered
/\top#DUT /underflow cvr
                                        FIFO Verilog SVA FIFO.sv(113)
                                                                              406 Covered
                                                             FIF0.sv(119)
/\top#DUT /empty_cvr
                                        FIFO
                                               Verilog SVA
                                                                              1398 Covered
/\top#DUT /full_cvr
                                        FIF0
                                               Verilog SVA
                                                             FIF0.sv(125)
                                                                             1051 Covered
/\top#DUT /almostfull_cvr
                                              Verilog SVA
                                                             FIF0.sv(131)
                                                                               862 Covered
/\top#DUT /almostempty_cvr
                                        FIF0
                                              Verilog
                                                             FIF0.sv(137)
                                                                              1554 Covered
/\top#DUT /pointer_wraparound_cvr_write FIFO Verilog SVA FIF0.sv(145)
                                                                              347 Covered
/\top#DUT /pointer_wraparound_cvr_read FIF0
                                              Verilog SVA FIFO.sv(153)
                                                                               76 Covered
                                        FIF0
/\top#DUT /threshold_cvr
                                             Verilog SVA FIFO.sv(160)
                                                                             5077 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 11
ASSERTION RESULTS:
                  File(Line) Failure Pass
                                        Count Count
/\top#DUT /reset FIFO.sv(93)
/\top#DUT /wr_ack_assert
                    FIF0.sv(100)
                                               0
/\top#DUT /overflow_assert
                    FIF0.sv(106)
/\top#DUT /underflow_assert
                    FIF0.sv(112)
/\top#DUT /empty_assert
                    FIF0.sv(118)
/\top#DUT /full_assert
                    FIF0.sv(124)
                                               0
/\top#DUT /almostfull_assert
                    FIF0.sv(130)
                                               0
/\top#DUT /almostempty_assert
                    FIF0.sv(136)
/\top#DUT /pointer wraparound assert write
                    FIF0.sv(144)
/\top#DUT /pointer_wraparound_assert_read
                    FIF0.sv(152)
/\top#DUT /threshold_assert
                    FIF0.sv(159)
Total Coverage By File (code coverage only, filtered view): 100.0%
```

## Functional Coverage:

vergroup	Metric	Goal	Status
YPE /func_pkg/FIFO_coverage/cvr_grp	100.0%	100	Covered
covered/total bins:	12	12	
missing/total bins:	0	12	
% Hit:	100.0%	100	
Coverpoint cvr_grp::write_enable	100.0%	100	Covere
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin wr enable	10002	1	Covered
Coverpoint cvr_grp::read_enable	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin rd enable	10002	1	Covere
Coverpoint cvr grp::FULL	100.0%	100	Covere
covered/total bins:	1	1	001010
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin Full	10002	1	Covere
Coverpoint cvr grp::EMPTY	100.0%	100	Covere
coverpoint cvi_gipmmii covered/total bins:	1	1	covere
missing/total bins:	0	1	
% Hit:	100.0%	100	
	100.0%	100	Corrono
bin Empty	100.0%		Covere
Coverpoint cvr_grp::ALMOSTFULL covered/total bins:		100	Covere
	1	1	
missing/total bins:	ŭ	1	
% Hit:	100.0%	100	0
bin Almostfull	10002	1	Covere
Coverpoint cvr_grp::ALMOSTEMPTY	100.0%	100	Covere
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	_
bin Almostempty	10002	1	Covere
Coverpoint cvr_grp::OVERFLOW	100.0%	100	Covere
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin Overflow	10002	1	Covere
Coverpoint cvr_grp::UNDERFLOW	100.0%	100	Covere
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin Underflow	10002	1	Covere
Coverpoint cvr_grp::Write_ack	100.0%	100	Covere

covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin write_acknowledge	10002	1	Covered
Cross cvr_grp::rd_en_with_wr_enable_full [2]	0.0%	100	ZERO
<pre>covered/total bins:</pre>	0	0	
missing/total bins:	0	0	
% Hit:	100.0%	100	
ignore bin rd en with active full	10002		
Occurred			
Cross cvr grp::rd en with wr enable empty	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
<pre>bin <rd enable,empty="" enable,wr=""></rd></pre>	10002	1	Covered
Cross cvr grp::rd en with wr enable almostfull	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
<pre>bin <rd enable,almostfull="" enable,wr=""></rd></pre>	10002	1	Covered
Cross cvr grp::rd en with wr enable almostempty			
	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin <rd enable,almostempty="" enable,wr=""></rd>	10002	1	Covered
Cross cvr grp::rd en with wr enable underflow [2]	10002	_	0010104
	0.0%	100	ZERO
covered/total bins:	0	0	
missing/total bins:	0	0	
% Hit:	100.0%	100	
ignore bin read with underflow	10002	200	
Occurred	10002		
Cross cvr grp::rd en with wr enable overflow [2]			
oross evi_grpra_en_wren_wr_enable_overfrow [2]	0.0%	100	ZERO
covered/total bins:	0	0	2010
missing/total bins:	0	0	
% Hit:	100.0%	100	
ignore bin write with overflow	100.0%	100	
Occurred	10002		
Cross cvr grp::rd en with wr enable wr ack [2]	0.0%	100	ZERO
covered/total bins:	0.00	0	ZERO
missing/total bins:	0	0	
% Hit:	100.0%	100	
ignore bin write with wr ack	100.0%	100	
Occurred	10002		
CLASS FIFO coverage			
CDASS FIFO_COVETage			
[2] - Does not contribute coverage as the item is empt	ty		
TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1			

DIRECTIVE COVERAGE:

Name	Design	Design	Lang	File(Line)	Count
Status	Unit	UnitType			
/top/DUT/cvr_reset	FIFO	Verilog	SVA	FIFO.sv(94)	870
Covered					
/top/DUT/wr_ack_cvr	FIFO	Verilog	SVA	FIFO.sv(101)	5077
Covered					
/top/DUT/overflow_cvr	FIFO	Verilog	SVA	FIFO.sv(107)	684
Covered	DT 00	77 17	07.77	DTD0 - /112)	400
<pre>/top/DUT/underflow_cvr Covered</pre>	FIFO	verilog	SVA	FIFO.sv(113)	406
/top/DUT/empty_cvr	FIFO	Verilog	277Z	FIFO.sv(119)	1398
Covered	riro	verirog	DVA	1110.30(11)	1330
/top/DUT/full cvr	FIFO	Verilog	SVA	FIFO.sv(125)	1051
Covered			-	,	
/top/DUT/almostfull cvr	FIFO	Verilog	SVA	FIFO.sv(131)	862
Covered		_			
/top/DUT/almostempty_cvr	FIFO	Verilog	SVA	FIFO.sv(137)	1554
Covered					
<pre>/top/DUT/pointer_wraparound_cvr_write</pre>	FIFO	Verilog	SVA	FIFO.sv(145)	347
Covered					
/top/DUT/pointer_wraparound_cvr_read	FIFO	Verilog	SVA	FIFO.sv(153)	76
Covered	DIDO	77	07.77	DIDO (1.00)	E 0 7 7
/top/DUT/threshold_cvr Covered	FIFO	Verilog	SVA	FIFO.sv(160)	5077
COVETER					

TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 11

## Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	_ 0	we make directed testing for the reset signal at the beginning of testbench initialize the FIFO & then randomize it inside loops by constraining it to be active	reset signal	Output Checked against zero in check_data function
FIFO_2		less often Randomization under constraints on the data_in & write enable	we include cover point for the wr_en signal & for full signal	Output Checked against check_data function
FIFO_3	If write enable deasserted and active read asserted we check the FIFO if it is not empty so we will read from the FIFO & get the value to be stored in data_out signal	Randomization under constraints for read enable signal		Output Checked against check_data function
FIFO_4	When read_enable and write_enable are	NO Randomization occur for the output flags	We defined nine coverpoints to monitor the activity of read_enable, write_enable, and each of the output flags. In addition, we introduced seven cross coverage points to capture specific combinations (bins) that occur between the read and write enables and the output flags.	