

实验报告

实验题目：Lab 4 日期：2018 年 11 月 2 日


姓名:刘紫檀 学号:PB17000232 成绩:_____

实验目的：


Lab4: 1-1、2-1、3-2 仿真代码及仿真截图

Lab5:2-2 对 RS 锁存器、D 锁存器和 D 触发器（上升沿、下降沿）进行仿真，仿真代码和仿真截图


截图：




4-1-1 仿真



4-1-1 代码



4-2-1 代码




4-2-1 仿真

```

tb.v x main.v x Untitled 7 x
20 ///////////////////////////////////////////////////////////////////
21
22
23 module tb(
24 );
25
26     reg a;
27     reg g1;
28     reg g2;
29
30     main DUT (a, g1, g2);
31
32     initial
33     begin
34         a = 0; g1 = 0; g2 = 1;
35         #40 a = 1; g1 = 0; g2 = 1;
36         #20 a = 1; g1 = 1; g2 = 1;
37         #20 a = 1; g1 = 1; g2 = 0;
38         #20 a = 0; g1 = 1; g2 = 0;
39         #20 a = 0; g1 = 0; g2 = 0;
40         #20 a = 0; g1 = 0; g2 = 1;
41     end
42 endmodule
43

```

4-3-2 代码



4-3-2 仿真

```
`timescale 1ns / 1ps
```

```
module latches(
    input Clock,
    input D,
    input S,
    output Qa,
    output Qb,
    output Qc,
    output Qd
);
```

```
    D_latch_behavior p(D, Clock, Qa);
    D_ff_pbehavior q(D, Clock, Qb);
    D_ff_nbehavior r (D, Clock, Qc);
    RS_latch m(D, Clock, Qd);
```

```
endmodule
```

```
module D_latch_behavior(
    input D,
    input Enable,
    output reg Q,
    output reg Qbar);
    always @ (*)
```

```

        if (Enable)
        begin
            Q <= D;
            Qbar <= ~D;
        end
    endmodule

module D_ff_pbehavior(
    input D,
    input Clk,
    output reg Q);
    always @ (posedge Clk)
        Q <= D;
endmodule

module D_ff_nbehavior(
    input D,
    input Clk,
    output reg Q);
    always @ (negedge Clk)
        Q <= D;
endmodule

module RS_latch(
    input R,
    input S,
    // output reg Q);
    output Q);
    wire Qbar;
    nor (Q, R, Qbar);
    nor (Qbar, S, Q);

    /* always @ (*)
    begin
        if (R == 1)
            Q <= 0;
        if (S == 1)
            Q <= 1;
        //Haven't figure out how to simulate R=S=1, imp. defined behaviour
    end*/
endmodule

```

```

`timescale 1ns / 1ps

```

```

module tb(


);

    reg Clock, D, S;
    wire Qa, Qb, Qc, Qd;
    latches DUT (Clock, D, S, Qa, Qb, Qc, Qd);

    initial
    begin
        Clock = 0; D = 0; S = 0;
        #20 Clock = 0; D = 1; S = 0;
        #20 Clock = 1; D = 1; S = 0;
        #20 Clock = 1; D = 0; S = 0;
        #20 Clock = 1; D = 1; S = 0;
        #20 Clock = 1; D = 1; S = 1; //5
        #20 Clock = 1; D = 0; S = 1;
        #20 Clock = 1; D = 0; S = 1;
        #20 Clock = 0; D = 0; S = 1;
        #20 Clock = 0; D = 1; S = 1; //9
        #20 Clock = 0; D = 1; S = 1; //A
        #20 Clock = 0; D = 0; S = 0;
        #20 Clock = 0; D = 1; S = 0;
        #20 Clock = 0; D = 0; S = 0;
        #20 Clock = 1; D = 0; S = 0;
        #20 Clock = 1; D = 1; S = 0; //F
        #20 Clock = 1; D = 0; S = 0;
        #20 Clock = 1; D = 1; S = 0;
        #20 Clock = 1; D = 1; S = 1;
        #20 Clock = 1; D = 1; S = 1; //J
        #20 Clock = 0; D = 1; S = 1;
        #20 Clock = 0; D = 0; S = 1;
        #20 Clock = 0; D = 0; S = 1;
        #20 Clock = 0; D = 0; S = 1;
        #20 Clock = 0; D = 0; S = 0; //0
    end
endmodule

```

5-2-2 代码和仿真代码



5-2-2 仿真截图

实验总结:

本次实验我掌握了 Testbench 的设计方法,也学习了 function 和 task 的使用。