
Laboratory Manual of Computer Organization and Architecture

EXPERIMENTS 2 - RAM

Circuit Diagram



Device List

6116: 16K (2K X 8) Static RAM

8 7 6 5 4 3 2 1 23 22 19	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10	D0 D1 D2 D3 D4 D5 D6 D7	9 10 11 13 14 15 16 17
20	CE OE WE		
	6116		

PIN DESCRIPTIONS

A0-A13	Address Inputs		
I/O0-I/O7	Data Input/Output		
CS	Chip Select		
WE	Write Enable		
ŌĒ	Output Enable		
Vcc	Power		
GND	Ground		

3089 tbl 01

TRUTH TABLE(1)


Mode	CS	ŌĒ	WE	I/O
Standby	Н	X	X	High-Z
Read	L	L	Н	DATAout
Read	L	Н	Н	High-Z
Write	L	X	L	DATAIN

NOTE:


3089 tbl 02


1. H = VIH, L = VIL, X = Don't Care.

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 3)



TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1,\,2,\,5,\,7)}$





Pin Descriptions

Pin Names	Description			
CP	Clock Pulse Input (Active Rising Edge)			
D0-D7	Data Inputs			
MR	Asynchronous Master Reset Input (Active LOW)			
Q0-Q7	Flip-Flop Outputs			

Truth Table

	Inputs		Outputs		
MR	CP	D _n	Qn		
L	X	X	L		
Н	~	Н	н		
Н	~	L	L		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Table of Experiment Data Record

DSW1	74LS244 OE ¹	74LS273	6116 ¹			74LS273	6116	
		V1	CLK ²	CE	ŌĒ	WE	Q ₇ -Q ₀	D ₇ -D ₀
								Write
								address
								00H to AR
								Write data
								01H to
								RAM
								Write
								address
								10H to AR
								Write data
								02H to
								RAM
								Read data
								from
								address
								00H
								Read data
								from
								address
								10H

Remark:

- 1. For the enabling pins in the table above, please use 'H' for High Level State and 'L' for Low Level State.
- 2. For the pin CLK in 74LS273 in the table above, please use ' | ' for the rising-edge and '-' for non-rising-edge.


Steps of the Experiment


- (1) Set all the enabling pins except for enabling pin AR_CLK. Then start the simulation.
- (2) Enable the SW-BUS. Write address 00H on the BUS. Give a single positive pulse to AR_CLK. (Lock Address for purpose)
- (3) Write data 01H on the BUS. Enable the pin RAM_CE. Give a single negative pulse to RAM_WE. (Write data for purpose)
- (4) Lock Address 10H to AR using the same way mentioned in step (2).
- (5) Write data 02H using the same way mentioned in step (3).
- (6) Lock Address 00H to AR using the same way mentioned in step (2). Disable the SW-BUS. Enable RAM_CE and RAM_OE. (Read data for purpose)
- (7) Read data from address 10H using the same way mentioned in step (6).
- (8) Pause the simulation. Click the menu 'Debug' and then 'Memory Contents-RAM' to see data written in RAM.

EXPERIMENTS OF CPU 2 - RAM

CLOCK CONTROLLER

ALU





DISPLAYERS

DIN_0 2 A0 V Y0 18 BUS_0 10 BUS_1 16 BUS_1 16 BUS_1 16 BUS_2 17 14 BUS_2 17 12 BUS_3 17 12 BUS_5 17 12

REGISTER

PC

MC

IR