## National Cheng Kung University Department of Electrical Engineering

### Introduction to VLSI CAD (Spring 2024)

### **Lab Session 2**

# Design and Simulation of Carry-Lookahead Adder & Parallel-Prefix Adder & Multiplier

Name		Student	ID
游宗謀		E941061	51
Practical Sections:		Points	Marks
Prob A		15	
Prob B		30	
Prob C		40	
Report		15	
Bonus		10	
Notes			

#### Due Date: 14:59, March 13, 2024 @ moodle

#### **Deliverables**

- All Verilog codes including testbenches for each problem should be uploaded.
   NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
  - NOTE: Please DO NOT upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get NO credit!
- 5) All Verilog file should get at least 90% superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands




Fig.1 File hierarchy for Homework submission


#### **Objectives:**

Help students get familiar with the CAD tools (VCS & Verdi) for digital logic design. Introduce different adder architectures and the algorithms behind them. Please go through the hands-on exercise step-by-step.


- 1) An adder is a digital circuit that performs addition of number. Please design a full adder in gate level.
- 2) The truth table of full adder

Inputs			Outp	uts
Α	В	c <sub>in</sub>	cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

3) Draw a full adder in gate level.




- 4) Design a full adder in Structural coding (The module name should be FA. And the file you include should be FA.v)
- 5) Carry-lookahead-adder uses carry generator to alleviate the lengthy carry propagation procedure in ripple-carry-adder.
- 6) Derive the  $8^{th}$  carry bit  $C_8(ex. C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0)$



ex.  $C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0$ ,  $g_1 + p_1g_0 + p_1p_0C_0$  is the final result.

 $C_8 = A_7B_7 + (A_7 \oplus B_7)C_7 = g_7 + p_7C_7 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 + p_7p_6p_5p_4p_3p_2g_1 + p_7p_6p_5p_4p_3p_2p_1g_0 + p_7p_6p_5p_4p_3p_2p_1p_0C_0$ 

- 7) **Design a 8-bit carry lookahead adder** in **Structural coding** (The module name should be CLA8. And the file you include should be CLA8.v)
- 8) **Design a 32-bit carry lookahead adder in hierarchical coding** using previously designed CLA8 module. (The module name should be CLA32. And the file should be CLA32.v)




Signal	Ю	Bits	Description
а	Input	32	Addend

b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection


- 9) Simulate your design with the following test pattern in sample testbench. (Hint: The command for compiling is % vcs -R tb\_CLA.32v -full64) (Hint: The command for simulation is %vcs -R tb\_CLA32.v -debug\_access+all -full64 +define+FSDB)
- 10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform. (Hint: The command to open nWave is %nWave &)

  In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)
- **11)** You only need to upload your v-code to moodle, **do not** paste your code here.

#### Your simulation result on the terminal.




#### Your waveform



#### Explanation of your waveform:

由於此 Adder 是由 4 個 8 bit 的 CLA 串接而成,所以選擇其中一個 CLA 做詳細的波形解釋。



#### 以下用二進位表示:

A = 110; B = 110010; Cin = 0

Sum = 111000, 為 A、B、carry\_wire 各個位元作相對應的相加

Cout = 0,為 A[7]、B[7]、carry\_wire[6]經 Full Adder 運算得到

carry\_propagator = 110110, 為 A、B 各個位元作相對應的 or


carry\_generator = 10,為 A、B各個位元作相對應的 and

Carry\_wire = 110,是透過公式(Prob A-6: C<sub>n</sub> = g<sub>n-1</sub> + p<sub>n-1</sub>C<sub>n-1</sub>),由相對應的 carry\_propagator、carry\_generator 運算所得到的

overflow = A[31]'B[31]'sum[31] + A[31]B[31]sum[31]' = w1 + w2 = 0 + 0 = 0

Superlint screenshot and coverage


Coverage = (1-(4/199))\*100% = 97.99%



- 1) Parallel-prefix-adder reduces the complexity of the carry generation circuitry in carry-lookahead-adder.
- 2) Recursive formulation of carry bits:


Q(m, n) = 
$$\sum_{i=n}^{m} (\prod_{r=i+1}^{m} p_r) g_i$$

```
C_{0} = 0
C_{1} = A_{1}B_{1} + (A_{1} \oplus B_{1})C_{0} = g_{1} + p_{1}C_{0} = g_{1}
C_{2} = A_{2}B_{2} + (A_{2} \oplus B_{2})C_{1} = g_{2} + p_{2}C_{1} = g_{2} + p_{2}g_{1}
C_{3} = A_{3}B_{3} + (A_{3} \oplus B_{3})C_{2} = g_{3} + p_{3}C_{2} = g_{3} + p_{3}g_{2} + p_{3}p_{2}g_{1}
= Q(2, 1) = p_{2}Q(1, 1) + Q(2, 2)
= Q(3, 1) = p_{3}p_{2}Q(1, 1) + Q(3, 2)
= p_{3}p_{2}Q(1, 1) + p_{3}Q(2, 2) + Q(3, 3)
C_{4} = A_{4}B_{4} + (A_{4} \oplus B_{4})C_{3} = g_{4} + p_{4}C_{3} = g_{4} + p_{4}g_{3} + p_{4}p_{3}g_{2} + p_{4}p_{3}p_{2}g_{1}
= Q(4, 1) = p_{4}p_{3}Q(2, 1) + Q(4, 3)
```



- 3) Design a full adder in Structural coding (The module name should be FA. And the file you include should be FA.v)
- 4) **Design black cell & blue cell in Structural coding** (The module name should be black\_cell & blue\_cell. And the file you include should be black\_cell.v & blue cell.v)
- 5) Design a 8-bit parallel-prefix-adder in hierarchical coding using black cell & blue cell as basic unit (The module name should be PPA8. And the file you include should be PPA8.v)
- 6) **Design a 32-bit parallel-prefix-adder in hierarchical coding** using previously designed PPA8 module. (The module name should be PPA32. And the file should





Signal	10	Bits	Description
а	Input	32	Addend
b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection


- 7) Simulate your design with the following test pattern in sample testbench. (Hint: The command for compiling is % vcs -R tb\_PPA32.v -full64) (Hint: The command for simulation is %vcs -R tb\_PPA32.v -debug\_access+all -full64 +define+FSDB)
- 8) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform. (Hint: The command to open nWave is %nWave &)

  In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)
- 9) You only need to upload your v-code to moodle, **do not** paste your code here.

#### Your simulation result on the terminal.




#### Your waveform:



#### Explanation of your waveform:

由於此 Adder 是由 4 個 8 bit 的 PPA 串接而成,所以選擇其中一個 PPA 做詳細的波形解釋。



#### 以下用二進位表示:

A = 110; B = 110011; Cin = 0

Sum = 111001, 為 A、B、carry\_wire 各個位元作相對應的相加

Cout = 0, 為 A[7]、B[7]、carry\_wire[6]經 Full Adder 運算得到

carry\_propagator = 11011, 為 A、B 各個位元作相對應的 or

carry\_generator = 1,為 A、B 各個位元作相對應的 and


carry\_wire = 110,是透過 Prob B-2 中的公式,經由 Prob B-2 中的解構圖,

將 Q 一層層分解成 blue cell 和 black cell 運算得到

overflow = A[31]'B[31]'sum[31] + A[31]B[31]sum[31]' = w1 + w2 = 0 + 0 = 0

Superlint screenshot and coverage

Coverage = (1-(6/125))\*100% = 95.2%



#### Prob C: Application

- 1) Design a 8\*8-bit multiplier
  - a. Using CLAs of Prob A
  - b. Using PPAs of Prob B
  - c. Design in gate level rather than behavioural modelling. (The module name should be Multiplier\_CLA & Multiplier\_PPA. And the file you include should be Multiplier\_CLA.v & Multiplier\_PPA.v)
- 2) Draw your hieratical structure.
- 3) You only need to upload your v-code to moodle, do not paste your code here.
- 4) Simulate your design with the testbench which includes all case of input.


(Hint: The command for compiling is % vcs -R tb\_Multiplier.v -full64)

(Hint: The command for simulation is % vcs -R tb\_Multiplier.v


-debug access+all -full64 +define+FSDB)

10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform. (Hint: The command to open nWave is %nWave &)
In addition, you should check your coding style, there are no error messages and over 90% coverage with Superlint. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)


Draw your hieratical structure.




Page 14 of 16




#### Your waveform:



#### Explanation of your waveform:





Appendix A: Commands we will use to check your homework

Problem		Commands
ProbA	Compile	% vcs -R tb_CLA32.v -full64
	Simulate	% vcs -R tb_CLA32.v -debug_access+all -full64 +define+FSDB
ProbB	Compile	% vcs -R tb_PPA32.v -full64
	Simulate	% vcs -R tb_PPA32.v -debug_access+all -full64 +define+FSDB
ProbC	Compile	% vcs -R tb_Multiplier.v -full64
	Simulate	% vcs -R tb_Multiplier.v -debug_access+all -full64 +define+FSDB