## National Cheng Kung University Department of Electrical Engineering

### Introduction to VLSI CAD (Spring 2024)

#### **Lab Session 3**

# Design of ALU and Multiplication Using Verilog Coding

Name	Student ID	
游宗謀	E94106151	
Practical Sections:	Points	Marks
Prob A	30	
Prob B	30	
Prob C	20	
Report	15	
File hierarchy, namingetc	. 5	
Notes	,	'

Due Date: 15:00, March 13, 2024 @ moodle

#### **Deliverables**

- 1) All Verilog codes including testbenches for each problem should be uploaded. NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
  - NOTE: Please DO NOT upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get NO credit!
- 5) All Verilog file should get at least 90% superLint Coverage.
- **6)** File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

#### Design your Verilog code with the following specifications:



1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	src1 <sub>signed</sub> + src2 <sub>signed</sub>
00001	SUB	src1 <sub>signed</sub> - src2 <sub>signed</sub>
00010	OR	src1 or src2
00011	AND	src1 and src2
00100	XOR	src1 xor src2
00101	NOT	Invertion of src1
00110	NAND	src1 nand src2
00111	NOR	src1 nor src2


alu_op	Operation	Description
01011	SLT	alu_out = $(src1_{signed} < src2_{signed})$ ? 32'd1: 32'd0
01100	SLTU	alu_out = (src1 unsigned < src2 unsigned) ? 32'd1 : 32'd0
01101	SRA	alu_out = src1 signed >>> src2 unsigned
01110	SLA	alu_out = src1 signed <<< src2 unsigned
01111	SRL	alu_out = src1 unsigned >> src2 unsigned
10000	SLL	alu_out = src1 unsigned << src2 unsigned
10001	ROTR	alu_out = src1 rotate right by "src2 bits"
10010	ROTL	alu_out = src1 rotate left by "src2 bits"
10011	MUL	alu_out = lower 32 bits of (src1 * src2)
10100	MULH	alu_out = upper 32 bits of (src1 signed * src2 signed)
10101	MULHSU	alu_out = upper 32 bits of (src1 signed * src2 unsigned)
10110	MULHU	alu_out = upper 32 bits of (src1 unsigned * src2 unsigned)


- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
0.00	3966.122973	3.7416

#### Please attach your design waveforms.





Prob B-1: Practice fixed point

**Design your Verilog code with the following specifications:** Number format: unsigned numbers.

- c. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- d. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
----------------	------------------------	---------------

0.47 79.418881 5.7195e-02

#### Please attach your design waveforms.

# Manual Association result on the terminal.

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×

- 0 ×


- 0 ×


- 0 ×

- 0 ×

- 0

#### Your waveform (RTL & Synthesis):





Prob B-2: Practice fixed point (signed)

**Design your Verilog code with the following specifications:** Number format: signed numbers.


a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.


**b.** Follow the PPT file to synthesize your code.


After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
0.3	392.739848	0.2848

#### Please attach your design waveforms.







Prob C: Performance comparison

Synthesize the 8\*8-bit CLA multiplier implemented in Lab2 and the given 8\*8-bit multiplier separately.

You should answer the following questions:

### 1. Determine the lowest achievable clock period for both, along with the corresponding area and power consumption.

	Clock period	Timing (slack)	Area (total cell area)	Power (total)
CLA multiplier	0.43	0.00	245.566085	5.1816e-02
"*"operator	0.17	0.00	151.735682	6.0849e-02

## 2. Considering clock period and area, which structure has the better performance.

根據 Clock Period 和 Area 我們可以發現用"\*"operator 8\*8-bit multiplier 的 performance 比較好。

因為在乘法器中加法器的使用頻率最高,會影響到整體的執行速度。普通的加法器中進位的延遲加總時間跟輸入的 bit 數成正比,所以用它組成的乘法器會有較大的延遲。而透過 CLA Adder 能將每一級的進位平行處理,藉此減少大量的延遲時間,進而提升整體的 performance。但即便如此,在兩者都有用 tool 進行優化的情況下,"\*"operator 8\*8-bit multiplier 的 performance 比較好,因為他的優化相比由我們先行優化的 CLA 更沒有限制。不過 8\*8-bit CLA multiplier 的Power 卻比"\*"operator 8\*8-bit multiplier 來的更小。

At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

在這次的 lab 中我學到\$signed()的用法,這是我之前完全沒用過的寫法,因為之前寫要求的電路輸出都是以無號數為主。學會這個方法讓我可以不用寫一長串判斷式去檢查正負,減少很多要打的字數,但相對的在使用上也要格外小心,要注意邏輯和用法,才能不會出錯。

還有這次我也學到了如何使用合成的 tool,我想這是非常難得的機會,想必可能 連某些規模比較小的 IC 設計公司也沒機會用到這些工具吧,非常感謝這門課程 讓我有機會使用這些工具。

此外很感謝其他同學在 moodle 上的提問、還有助教們總是及時的回答給與我們協助,讓我不用額外約時間打擾助教詢問作業問題。

Problem		Command
	Compile	% vcs -R ALU.v -full64
ProbA	Simulate	% vcs -R ALU_tb.v -debug_access+all-full64 +define+FSDB
	Synthesis	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB+syn
	Compile	% vcs -R fixedpoint.v -full64
ProbB-1	Simulate	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB+syn
	Compile	% vcs -R fixedpoint_s.v -full64
ProbB-2	Simulate	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB+syn

 $Appendix\,A: Commands\ we\ will\ use\ to\ check\ your\ homework$