My DE1 repisitory link

DE1 - Jiří Navrátil 222721

Seven-segment display decoder

Board connections

Output pins	FPGA pin	FPGA pin name
CA	IO_L24N_T3_A00_D16_14	T10
СВ	IO_25_14	R10
СС	IO_25_15	K16
CD	IO_L17P_T2_A26_15	K13
CE	IO_L13P_T2_MRCC_14	P15
CF	IO_L19P_T3_A10_D26_14	T11
CG	IO_L4P_T0_D04_14	L18
DP	IO_L19N_T3_A21_VREF_15	H15
AN0	IO_L23P_T3_FOE_B_15	J17
AN1	IO_L23N_T3_FWE_B_15	J18
AN2	IO_L24P_T3_A01_D17_14	Т9
AN3	IO_L19P_T3_A22_15	J14
AN4	IO_L8N_T1_D12_14	P14
AN5	IO_L14P_T2_SRCC_14	T14
AN6	IO_L23P_T3_35	K2
AN7	IO_L23N_T3_A02_D18_14	U13

Truth table for 7-segment display

	Hex	Inputs	Α	В	С	D	E	F	G
	0	0000	0	0	0	0	0	0	1
•	1	0001	1	0	0	1	1	1	1
•	2	0010	0	0	1	0	0	1	0
•	3	0011	0	0	0	0	1	1	0
•									

Hex	Inputs	A	В	С	D	E	F	G
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0
6	0110	0	1	0	0	0	0	0
7	0111	0	0	0	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	1	0	0
Α	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
С	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
E	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0

VHDL code for 7-segment display decoder

Architecture syntax

```
architecture Behavioral of hex_7seg is
   p_7seg_decoder : process(hex_i)
   begin
       case hex_i is
          when "0000" =>
              seg_o <= "0000001"; -- 0
           when "0001" =>
              seg_o <= "1001111"; -- 1
           when "0010" =>
              seg_o <= "0010010"; -- 2
           when "0011" =>
              seg_o <= "0000110"; -- 3
           when "0100" =>
              seg_o <= "1001100"; -- 4
           when "0101" =>
              seg_o <= "0100100"; -- 5
           when "0110" =>
              seg_o <= "0100000"; -- 6
           when "0111" =>
              seg_o <= "0001111"; -- 7
           when "1000" =>
              seg_o <= "0000000"; -- 8
           when "1001" =>
```

```
seg_o <= "0000100";
                                 -- 9
           when "1010" =>
               seg_o <= "0001000";
                                    -- A
           when "1011" =>
               seg o <= "1100000"; -- b
           when "1100" =>
               seg_o <= "0110001"; -- C
           when "1101" =>
               seg_o <= "1000010"; -- d
           when "1110" =>
               seg_o <= "0110000"; -- E
           when others =>
               seg_o <= "0111000"; -- F
       end case;
   end process p_7seg_decoder;
end Behavioral;
```

Stimulus syntax

```
p_stimulus : process
begin
    -- Report a note at the begining of stimulus process
    report "Stimulus process started" severity note;
    s_hex <= "0000"; wait for 100 ns;</pre>
    s_hex <= "0001"; wait for 100 ns;</pre>
    s_hex <= "0010"; wait for 100 ns;</pre>
    s_hex <= "0011"; wait for 100 ns;</pre>
    s_hex <= "0100"; wait for 100 ns;</pre>
    s_hex <= "0101"; wait for 100 ns;</pre>
    s_hex <= "0110"; wait for 100 ns;</pre>
    s_hex <= "0111"; wait for 100 ns;</pre>
    s_hex <= "1000"; wait for 100 ns;</pre>
    s_hex <= "1001"; wait for 100 ns;</pre>
    s_hex <= "1010"; wait for 100 ns;</pre>
    s hex <= "1011"; wait for 100 ns;
    s_hex <= "1100"; wait for 100 ns;</pre>
    s_hex <= "1101"; wait for 100 ns;</pre>
    s_hex <= "1110"; wait for 100 ns;</pre>
    s_hex <= "1111"; wait for 100 ns;</pre>
    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;
```

Result



Direct instantiation syntax

```
entity top is
    Port (SW : in STD_LOGIC_VECTOR (4 - 1 downto 0);
            LED : out STD_LOGIC_VECTOR (8 - 1 downto 0);
            AN : out STD_LOGIC_VECTOR (8 - 1 downto 0);
            CA : out STD_LOGIC;
            CB : out STD_LOGIC;
            CC : out STD_LOGIC;
            CD : out STD_LOGIC;
            CE : out STD_LOGIC;
            CF : out STD_LOGIC;
            CG : out STD_LOGIC
    );
end top;
architecture Behavioral of top is
    -- Instance (copy) of hex_7seg entity
    hex2seg : entity work.hex_7seg
         port map(
             hex_i
                     => SW,
             seg_o(6) \Rightarrow CA,
             seg_o(5) \Rightarrow CB,
             seg_o(4) \Rightarrow CC,
             seg_o(3) \Rightarrow CD,
             seg_o(2) \Rightarrow CE,
             seg o(1) \Rightarrow CF,
             seg_o(0) \Rightarrow CG
         );
    -- Connect one common anode to 3.3V
    AN <= b"11110111";
    -- Display input value
    LED(3 downto ∅) <= SW;
    -- Turn LED(4) on if input value is equal to 0, ie "0000"
    LED(4) \leftarrow '1' \text{ when } (SW = "0000") \text{ else '0'};
    -- Turn LED(5) on if input value is greater than 9
```

```
LED(5) <= '1' when (SW > "1001") else '0';

-- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
LED(6) <= '1' when (SW(0) = '1') else '0';

-- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
LED(7) <= '1' when (SW = "0001") or (SW = "0100") or (SW = "0100") or (SW = "1000") else '0';

end Behavioral;</pre>
```

LED(7:4) indicators

Truth table of LED indicators

Hex	Inputs	LED4	LED5	LED6	LED7
0	0000	1	0	0	0
1	0001	0	0	1	1
2	0010	0	0	0	1
3	0011	0	0	1	0
4	0100	0	0	0	1
5	0101	0	0	1	0
6	0110	0	0	0	0
7	0111	0	0	1	0
8	1000	0	0	0	1
9	1001	0	0	1	0
Α	1010	0	1	0	0
b	1011	0	1	1	0
С	1100	0	1	0	0
d	1101	0	1	1	0
Е	1110	0	1	0	0
F	1111	0	1	1	1

LED(7:4) syntax

```
-- Display input value
LED(3 downto ∅) <= SW;
```

```
-- Turn LED(4) on if input value is equal to 0, ie "0000"

LED(4) <= '1' when (SW = "0000") else '0';

-- Turn LED(5) on if input value is greater than 9

LED(5) <= '1' when (SW > "1001") else '0';

-- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...

LED(6) <= '1' when (SW(0) = '1') else '0';

-- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8

LED(7) <= '1' when (SW = "0001") or (SW = "0010") or (SW = "0100") or (SW = "1000") else '0';
```

Result

