Warm-Up Problem

Convert the following into two's complement: -15, 24, -1, 0xfffffff

Note: In this course you are expected to use Linux. See the CS 241 common webpage for more information.

CS 241 Lecture 2

Characters and Machine Language With thanks to Brad Lushman, Troy Vasiga, Kevin Lanctot, and Carmen Bruni 253Wang

Bytes as Characters

1253Warn

- ASCII (American Standard Code for Information Interchange) uses 7 bits to represent characters (see next table)
- Note that 'a' is different than 0xa: the former is the decimal number 97 in ASCII, and the latter is just the number 10 in decimal.
- Unicode extends ASCII in a backwardscompatible way. We will use ASCII throughout.

0253W	/ 3.	n	0 0	25	58	31/1	/a	n	C)	Q	2	53wang
	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
	0	00	Null	32	20	Space	64	40	0	96	60	~
	1	01	Start of heading	33	21	E	65	41	A	97	61	a
	2	02	Start of text	34	22	tr.	66	42	В	98	62	d
	3	03	End of text	35	23	#	67	43	С	99	63	c
	4	04	End of transmit	36	24	Ş	68	44	D	100	64	d
	5	05	Enquiry	37	25	4	69	45	E	101	65	e
	6	06	Acknowledge	38	26	ھ	70	46	F	102	66	f
()	7	07	Audible bell	39	27	1	71	47	G	103	67	g
	8	08	Backspace	40	28	(72	48	H	104	68	h
6	9	09	Horizontal tab	41	29)	73	49	I	105	69	i
	10	OA	Line feed	42	2A	*	74	4A	J	106	6A	j l
630	11	OB	Vertical tab	43	2B	+	75	4B	K	107	6B	k
Swan	12	OC.	Form feed	44	2C	1	76	4C	L	108	6C	1
	13	OD	Carriage return	45	2 D	-	77	4D	M	109	6D	m
	14	OE	Shift out	46	2E		78	4E	N	110	6E	n
20	15	OF	Shift in	47	2F	1	79	4F	0	111	6F	0
6.7	16	10	Data link escape	48	30	0	80	50	P	112	70	р
10	17	11	Device control 1	49	31	1	81	51	Q	113	71	q (A
N. S. J.	18	12	Device control 2	50	32	2	82	52	R	114	72	r
0.1	19	13	Device control 3	51	33	3	83	53	S	115	73	s
5/31	20	14	Device control 4	52	34	4	84	54	Т	116	74	t
	21	15	Neg. acknowledge	53	35	5	85	55	U	117	75	u ((
C-7.7	22	16	Synchronous idle	54	36	6	86	56	V	118	76	v
	23	17	End trans, block	55	37	7	87	57	W	119	77	w
	24	18	Cancel	56	38	8	88	58	X	120	78	×
	25	19	End of medium	57	39	9	89	59	Y	121	79	У
	26	1A	Substitution	58	3A		90	5A	Z	122	7A	z
	27	1B	Escape	59	3 B	;	91	5B	[123	7B	(
	28	1C	File separator	60	3C	<	92	5C	١	124	7C	Ĭ.
	29	1D	Group separator	61	3D	-	93	5D]	125	7D)
0.70	30	1E	Record separator	62	3E	>	94	5E	^	126	7E	~- /
0125211	31	1F	Unit separator	63	3 F	2	95	5F		127	7F	0.1411112121
	1 0-1		b	-, %	15	2 1/1	1 -	,]]	No.	1	(-	20 M CIT
The state of the s			~ / ~ /						100	7-2		

Highlights

53พลก

- Characters 0-31 are control characters
- Characters 48-57 are the numbers 0 to 9

- Characters 65–90 are the letters A to Z
- Characters 97–122 are the letters a to z
- Note that 'A' and 'a' are 32 away

Bit-Wise Operators

Suppose we have unsigned char a=5, b=3;

3พลกฎ

- Bitwise not ~, for example c = ~ a; gives c = 11111010
- Bitwise and &, for example c = a&b; gives c = 00000001

DIE/A

- Bitwise or |, for example c = a|b; gives c = 00000111
- Bitwise exclusive or ^, for example c = a^b; gives c = 00000110

Bit-Wise Operators

```
Suppose we have unsigned char a=5, b=3;
```

BWarn

- Bitwise shift right or left >> and <<, for example
 - c = a >> 2; gives c = 00000001 and
 - c = a << 3; gives c = 00101000.
- (High-level aside: bitshift ambiguity with signed characters: "arithmetic" left and right shift.)

Question

 With all these different ways of interpreting a byte, how do we know which one it is by looking at it?

3Wang SUEA Context! We need to remember how the byte was intended to be interpreted when we store the byte in memory! No interpretation is "more correct" than any other!

Computer Programs

What is a Computer Program?

- Programs operate on data.
- Program are data. This is a von Neumann architecture: programs live in the same memory space as the data they operate on
- Programs can manipulate other programs.

Recall: We cannot distinguish without extra information whether or not some data represents instructions and which does not.


Instructions

SWar

What does an instruction look like?

- Many different processor-specific machine languages exist.
- We will use 32-bit MIPS. (There is a 64-bit version, but the underlying theory is the same.)
- MIPS Machine details follow on next few slides

|253wang||g253wang||g253wang|




 $http://www2.cs.siu.edu/_cs401/Textbook/ch2.pdf$

 CPU (Central Processing Unit): "Brain" of computer

- Registers: \$0, ..., \$31, hi, lo
- Control Unit: Decodes instrs and dispatches
 - PC (Program Counter)
 - IR (Instruction Register)
- Memory: MDR (Memory Data Register) and MAR (Memory Address Register)
- ALU (Arithmetic Logic Unit): Does arithmetic

[&]quot;Computer Architecture", Zargham, Prentice Hall, Ch. 2

CPU with Memory



http://www2.cs.siu.edu/_cs401/Textbook/ch2.pdf "Computer Architecture", Zargham, Prentice Hall, Ch. 2

- Bus: Data travels along the bus.
- Memory of many kinds. From fastest to slowest:
 - CPU/registers (fastest)
 - L1 cache
 - L2 cache
 - RAM
 - disk
 - network memory [outside your local machine] (slowest)

More on Registers

SWan

- Registers are very fast memory
 - It's common to use the term "memory" only to refer to RAM, and thus not consider registers memory at all. Just make sure you're clear in context which meaning of "memory" you intend.
- MIPS has 32 registers that are called "general purpose" (though whether they are general is debatable)
- Also, the registers hi and lo (for multiplication and division)

• Some general-purpose registers are special:

- \$0 is always 0
- \$31 is for return addresses
- \$30 is our stack pointer
- \$29 is our frame pointer
- Persnickety comment: In most MIPS standards, the roles of \$29 and \$30 above are reversed. It's just a convention.

253 wang g253 wang g253 wang

MIPS Instructions

Basic Instruction Formats

Register	0000 00ss ssst tttt dddd d000 00ff fffff $ R $ s, t, d are interpreted as uns	igned
Immediate	oooo ooss ssst tttt iiii iiii iiii II i is interpreted as two's com	plement

Instructions

THIST UCTIONS								
Name	Assembly Syntax	Machine Syntax		Semantics/behaviour				
Word	.word i	1111 1111 1111 1111 1111 1111 1111 1111		1.3				
Add	add \$d, \$s, \$t	0000 00ss ssst tttt dddd d000 0010 0000	R	\$d = \$s + \$t				
Subtract	sub \$d, \$s, \$t	0000 00ss ssst tttt dddd d000 0010 0010	R	\$d = \$s - \$t				
Multiply	mult \$s, \$t	0000 00ss ssst tttt 0000 0000 0001 1000	R	hi:lo = \$s * \$t				
Multiply Unsigned	multu \$s, \$t	0000 00ss ssst tttt 0000 0000 0001 1001	R	hi:lo = \$s * \$t				
Divide	div \$s, \$t	0000 00ss ssst tttt 0000 0000 0001 1010	R	lo = \$s / \$t; hi = \$s % \$t				
Divide Unsigned	divu \$s, \$t	0000 00ss ssst tttt 0000 0000 0001 1011	R	lo = \$s / \$t; hi = \$s % \$t				
Move From High/Remainder	mfhi \$d	0000 0000 0000 0000 dddd d000 0001 0000	R	\$d = hi				
Move From Low/Quotient	mflo \$d	0000 0000 0000 0000 dddd d000 0001 0010	R	\$d = 10				
Load Immediate and Skip	lis \$d	0000 0000 0000 0000 dddd d000 0001 0100	R	\$d = MEM[pc]; pc = pc + 4				
Load Word	lw \$t, i(\$s)	1000 11ss ssst tttt iiii iiii iiii iiii	Ι	\$t = MEM [\$s + i]:4				
Store Word	sw \$t, i(\$s)	1010 11ss ssst tttt iiii iiii iiii iiii	I	MEM [\$s + i]:4 = \$t				
Set Less Than	slt \$d, \$s, \$t	0000 00ss ssst tttt dddd d000 0010 1010	R	\$d = 1 if \$s < \$t; 0 otherwise				
Set Less Than Unsigned	sltu \$d, \$s, \$t	0000 00ss ssst tttt dddd d000 0010 1011	R	\$d = 1 if \$s < \$t; 0 otherwise				
Branch On Equal	beq \$s, \$t, i	0001 00ss ssst tttt iiii iiii iiii iiii	Ι	if (\$s == \$t) pc += i * 4				
Branch On Not Equal	bne \$s, \$t, i	0001 01ss ssst tttt iiii iiii iiii iiii	Ι	if (\$s != \$t) pc += i * 4				
Jump Register	jr \$s	0000 00ss sss0 0000 0000 0000 0000 1000	R	pc = \$s				
Jump and Link Register	jalr \$s	0000 00ss sss0 0000 0000 0000 0000 1001	R	temp = \$s; \$31 = pc; pc = temp				
			_					

When a word is stored to memory location Oxffff000c, the least-significant byte of the word are sent to standard output.

Loading a word from memory address Oxffff0004 places the next byte from standard input into the least significant byte of the destination register.

How MIPS Works

- Recall: Code is just data: it is stored in RAM.
- MIPS takes instructions from RAM and attempts to execute them.
- Recall Problem: We only know from context what bits have what meaning, and in particular, which are instructions.
- Solution: Convention is to set memory address 0 in RAM to be an instruction.

g253wang g253wang <mark>g2</mark>53wang

How MIPS Works

g253wang

 Problem: How does MIPS know what to do next?

g253wang g253wang g253wang

 Solution: Have a special register called the **Program Counter** (or PC for short) to tell us what instruction to do next.

How MIPS Works

- Problem: How do we put our program into RAM?
- Solution: A program called a loader puts our program into memory and sets the PC to be the first address. We'll talk about loaders (much) later.
- Infinite regress? Ultimately comes down to firmware, which is loaded into memory physically (it's on a chip), and is a loader

Fetch-Execute Cycle

g253wang g253wang g253wang

Algorithm 1 Fetch-Execute Cycle

- 1: PC = 0
- 2: while true do
- 3: IR = MEM[PC]
- 4: PC += 4
- 5: Decode and execute instruction in IR
- 6: end while

Eventually an instruction will break out of the loop. This is basically the only program a machine really runs.

253 yang 2253 Abstraction!

g253wang g253wang g253wang

First Example

Write a program in MIPS that adds the values of registers \$8 and \$9 and stores the result in register \$3.

```
add $d, $s, $t
0000 00ss ssst tttt dddd d000 0010 0000
```

Adds registers \$s and \$t and stores the sum in register \$d. Important! The order of \$d, \$s and \$t are shifted in the encoding!

```
Solution: add $3, $8, $9:
0000 0001 0000 1001 0001 1000 0010 0000
```