A O George Warg QI. ADDI 20, 22R, #12 100 (04 ADDI XI, X&R, # 43 108 APDI 72, 72R, #-2 112 ADD 24, 20, 21 ADD 24, 24, 22 116

Q2, 36 Suig 74, 72, 73 74, #3 73, 73, 72 40 CB 2 SuB 44 #2 B 48 73, 23, 22 ADD 52 24, XZR, 23 56 ADD

Q3. 24, [24, #0] 24, [25, #64] 40 LD UR 44 STUR

Q4. a) 40 ADD X2, XER, ZER 44 A00 23, 72R, 72R 48 A00 25, 24, 22R 52 SUBI X6, X3, #10 CBZ 76, #7 56 LOUR 26, [25, #0] 60 ADD 64 72 72, 76 23, 23, 41 68 ADDI ADDI 75, 75, #8 72 76 SUBT x6, x3, #10 ೪೦ CBNZ 76, #-5 X5 is adr of a(i), 75=74+ix8 X6 is temp register to hold intermediate calues. ADD X2, XZR, XZR 6) 36 ADDI X3, 22R, #9 40 2 44 X5, X4, #72 APDI 48 400 I 27 24 #800 ADOZ 76, 73, #1 52 CBZ 26, #8 56 LDUR 26, [75, #0] 60 43 = 9 ADD X2, X2, X6 64 23 = 0 65 SuBI 23, 23, #1 SUBJ 75, 75, #8 72 STUR 72, [X4, #8007 76 APDI 26, 23, #1 80 76,4-6 CBN2 84 27 hold position after array a Lence 27 = 24+100x8 Same X5, X6 as in part a C) part a: 3+2x4 + (6+4x2+3) x10 = 11 + 17 x10 = 181 cc part b: 3+2+5+ (6+2×4+6+3) ×10=13+23×10=243 cc part a is faster as it requires less clock cycles.

Q5. a) О ADD XI, XZR, XZR 4 CB3 72, #4 8 ADD 21, 21, 73 SUBI X2, X2, #/ (2 (6 CBN& X2, #-2 STUR X1, [XZR, #80] 20 XI store sum of repeated addition. O ADDI 6) XO, 22R, #1 4 CB 2 X15 #12 8 ADD 20, 22R, 210 12 SUBI X15, X15, #1 16 CBZ 215, #9 20 SUBI 215, 715, #1 24 ADD X1, XZR, XZR 40 CBWZ 44 ADD XO, XZR, X1 48 CBNZ 215, #-7 52 STUR 20, [XZR, #60] To is storing result after each multiplication XI store infermediate sum result during each multiplication xx is the loop counter for each multiplication