


# My grades for Winter 2023 CS 251 Midterm



#1992485-8FE1-4343-8899-0912486E279  
+12247-2023-09-23-05:00:00M  
#54 Page 2 of 24

**Instructions:**

- If you believe there is an error in the exam, notify a proctor. An announcement will be made if a significant error is found.
- It is your responsibility to properly interpret a question. **Do not ask questions regarding the interpretation of a question;** they will not be answered and you will only disrupt your neighbours. If there is a non-technical term you do not understand you may ask for a definition. If you are confused about a question, state your assumptions and proceed to the best of your abilities.
- If you require more space to answer a question, there are blank pages at the end you may use instead, but you must **clearly indicate** in the provided answer space that you have done so.
- **Do not detach any pages and do not write on the QR codes**

QUESTION 5

Question	Max	Score	Grader
1	10		
2	6		
3	10		
4	14		
5	4		
6	12		

Maximum Total Score: 122

Question	Max	Score	Grader
7	10		
8	10		
9	8		
10	10		
11	10		
12	18		

Total Score:

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 2 of 24

Q1

8

Points on this page: 10

6301177F-80CB-4186-8C5D-84C14F87273  
W0VC6-2023-08-231-610500X  
#54 Page 3 of 24

1. (10 points) True/False.

Which of the following statements are true/false. (circle one of True or False to the left of each statement).  
Note: +1 for each correct answer, -1 for each incorrect answer, 0 for each question left unanswered.  
Maximum points on this question is 10.

- 1. ☒ True ☐ False A PMOS transistor generates a weak 0 and strong 1.
- 2. ☐ True ☒ False A CMOS NAND gate has more transistors than a CMOS AND gate.
- 3. ☐ True ☒ False IEEE 754 floating point representation stores the exponent in sign magnitude notation.
- 4. ☐ True ☒ False Flip-flops are used in the implementation of finite state machines to store inputs and state bits.
- 5. ☐ True ☒ False The 64-bit ALU performs subtraction of  $A - B$  as  $A + B + 1$ .
- 6. ☐ True ☒ False The address stored in Program Counter (PC) register is a 2's complement address.
- 7. ☒ True ☐ False Static RAM is a form of memory that remembers its values when power is turned off.
- 8. ☐ True ☒ False Four bit two's complement numbers have a larger range than four bit numbers using Sign Magnitude representation.
- 9. ☐ True ☒ False A D-latch improved upon the SR-latch by incorporating a clock pulse and removing the possibility of two zero inputs on S and R.
- 10. ☐ True ☒ False A tri-state buffer can have the following three possible output values: 0, 1, and Don't Care 'X'.

Handwritten notes:

$Z'_{15} = 1111 = -1$   
 $Z_{15} = 1111 = -1$   
 $2 + 11 = 7$   
 $0 + 11 = 7$

Sign:  $1111 = -7$   
 $0111 = 7$

$\phi = 0$

$\phi = 0$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 3 of 24

Q2

3



507FF624-72AF-46F2-B735-3A18D965768  
winter-2023-cs-251-midterm  
#54 Page 4 of 24

Points on this page: 6

## 2. (6 points) CS251 ARM Instruction Set Architecture.

Consider the following ARM code that starts execution at memory address 000:

```

000: ADDI X1, XZR, 10    Y1 = 10
004: SUBI X1, X1, #0     Y1 = 10
008: CBZ X1, #3          Y1 = 9
012: SUBI X1, X1, #1     Y1 = 8
016: ADDI X0, X0, #2     Y0 = Y0 + 2    Y0 = Y0 + 4
020: ADD X2, X1, X0      Y2 = 9 + Y0 + 2    Y2 = 8 + Y0 + 4
024: B #-4              Y2 = 8 + Y0 + 2
028: ADDI X3, XZR, #1    Y3 = 1

```

What are the final values in the following registers?

*Tip: X5 has an infinite loop*

X0 = ~~100~~

X1 = ~~-10~~

X2 = ~~100~~

✓ X5 = ~~(uninitialized)~~ (un-initialized)

✓ XZR = 0

✓ PC = {008, 024, 4} PC jumps between 008, 012, 016, 020, and 024

Q3

10

Points on this page: 10

43463889-55617-6310-6A52-85FA8C8C299

W16164-2023-04-231-W16164008

#54 Page 5 of 24

3. (10 points) Transistors.

(a) (8 points)

Given the circuit below, complete the truth table, determining the internal resistances for  $Q_1$  to  $Q_6$ , and the final outputs  $F$  and  $Z$ . The transistors  $Q_1$  to  $Q_6$  should be High or Low (or 'H' or 'L'). The outputs  $F$  and  $Z$  may be 0, 1, or float '-'.

A	B	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	F	Z
0	0	H	H	L	L	H	L	1	0
0	1	H	L	L	H	L	H	0	1
1	0	L	H	H	L	L	H	0	1
1	1	L	L	H	H	L	H	0	1

(b) (2 points) Give a simplified boolean formula for Z in terms of A and B.

$Z = A + B$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 5 of 24

Q4abc

8



302408D-4029-4340-A639-9F9A27C1077  
 +0000-0000-0000-0000  
 #54 Page 6 of 24

Points on this page: 8

## 4. (14 points) Digital Logic.

- (a) (2 points) Give the
- unreduced, minterm*
- expression for F based on the following truth table.

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1


$$F = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$$

- (b) (2 points) Minimize the boolean equation in part (a).

$$F = \bar{A}\bar{C} + A\bar{B} + A\bar{B}C$$

$$\begin{aligned} & \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C \\ &= \bar{A}\bar{C}(\bar{B} + B) + A\bar{B}(\bar{C} + C) + A\bar{B}C \\ &= \bar{A}\bar{C} + A\bar{B} + A\bar{B}C \end{aligned}$$

- (c) (4 points) Sketch a combinational circuit implementing the function F.



Q4d


6

Points on this page: 6


600107A3-98C9-4A36-878D-6482AF6A6A2A

Winter 2023 - CS-251-Midterm

#54 Page 7 of 24



(d) (6 points) Sketch a combinational circuit implementing the function  $F$  using only NOT, NAND and NOR gates.




CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 7 of 24

Q5 4




806203FC-EE80-4256-94E7-632E28C56A33

winter-2023-cs-251-midterm


#54 Page 8 of 24

Points on this page: 4

5. (4 points) Sequential Logic.  
Consider a D flip flop.



In the figure below are traces of  $D$  and  $C$ ; draw the resulting traces of  $Q_I$  and  $Q_E$ .



CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 8 of 24

Q6abcd

8

Points on this page: 8

90800171-87853-4062-0A13-281583880216

>111011~2023~08~231~01000000

Page 9 of 24

6. (12 points) Data Representation and Manipulation.

(a) (2 points) Sign extend the following 4-bit 2's complement number to an 8-bit 2's complement number, and give the signed decimal value of the extended number.

Given number : 1010  
Sign extension : 1111 1010 Signed Decimal : -6

(b) (3 points) Given the 8-bit binary number 1001 1010, give its decimal equivalent if these eight bits are interpreted as

1. an 8-bit unsigned number:  $1 \cdot 2^7 + 0 \cdot 2^6 + 0 \cdot 2^5 + 1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 154$

2. an 8-bit signed magnitude number:  $-(1 \cdot 2^7 + 0 \cdot 2^6 + 0 \cdot 2^5 + 1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0) = -154$

3. an 8-bit 2's complement number:  $-(1 \cdot 2^7 + 0 \cdot 2^6 + 0 \cdot 2^5 + 1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0) = -102$

(c) (1 point) Negate the following number, expressed in 8-bit 2's complement representation.

1010 1001

$$\begin{array}{r} 1010\ 1001 \\ + \\ 0101\ 0110 \\ \hline 0111\ 0111 \end{array}$$

(d) (2 points) Compute the following bitwise logical operations.

1101 0110	1101 1010
AND 0000 1111	XOR 0000 1111
0100 0110	1101 0101

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo


Xa53

Page 9 of 24



Q6e

4



00165504-011P-0014-W280-13919133668

+161046-0123-00-191-0000000

#54 Page 10 of 24

Points on this page: 4

(e) (4 points) Using 8-bit 2's complement **addition**, perform the following computations. For each computation, circle if an overflow occurred or not. **Use addition only, no subtraction**; you should take the 2's complement of any of the operands needed to convert the subtraction problem into an addition problem. Show your work.

$$\begin{array}{r} 1101\ 0111 \\ +1011\ 1101 \\ \hline 1\ 001\ 0100 \end{array}$$

Overflow: YES ☒ NO

$$\begin{array}{r} 1010\ 0111 \\ -0101\ 1010 \\ \hline \end{array}$$

YES ☒ NO

$$\begin{array}{r} 1010\ 0111 \\ +1010\ 0101 \\ \hline 1\ 0100\ 1100 \end{array}$$

$$\begin{array}{r} 1010\ 0111 \\ +1010\ 0101 \\ \hline 1\ 0100\ 1100 \end{array}$$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 10 of 24

<https://app.crowdmark.com/score/213a82a1-a846-4454-a6bc-d30232589296>

9/24

Q7a

4

Points on this page: 4

83f58f05-5a13-4f2c-9797-e220236aa230

Winter 2023 - cs-251-midterm

154 Page 11 of 24

7. (10 points) IEEE 754 Floating Point Representation.

(a) (4 points) The following number is given as a 32-bit, IEEE normalized floating point number with biased exponent. Convert it to a signed decimal number.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	1	0	0	0	0	1	0	0	1	0	1	0	1	0	0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

sign: -  
exponent:  $127 + 4 - 127 = 5$   
fraction: 0.10101  
signed binary:  $-1.10101 \times 2^5$   
 $= -110101$   
signed decimal:  $-(1+4+16+32) = -53$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 11 of 24

Q7bcd

6



BC38845-013P-6636-970-0785A2AC056  
w/cover-2023-10-21-14:05:00  
#54 Page 12 of 24

Points on this page: 6

- (b) (1 point) How can we detect whether this floating point number has generated an overflow or underflow?

Compare the exponent of the normalized binary floating point number with ~~126~~ and 127.  
See if the exponent bits are all 1s or 0s.

- (c) (1 point) What is an overflow and what is an underflow?

Overflow is the normalized binary floating point number has a bigger exponent than the biggest exponent that can be represented. In this case, it is ~~127~~ > 127.

Underflow is the normalized binary floating point number has a smaller exponent than the smallest exponent that can be represented. In this case, it is < -126.

- (d) (4 points) Calculate the normalized binary floating point number that represents the value  $6.375_{10}$ . You do not need to translate the number to IEEE format.

$$\begin{aligned} 6 &\rightarrow 110 \\ 0.375 &\rightarrow \frac{3}{8} = \frac{1}{4} + \frac{1}{8} = (0.011)_2 \\ (6.375)_{10} &= (110.011)_2 \\ &= (1.10011 \times 2^2)_2 \end{aligned}$$

Q8

10

Points on this page: 10

SAC14943-9011-4816-6379-88000037FAD  
winter-2023-ca-251-winter  
#54 Page 13 of 24

8. (10 points) Digital Design.  
Design a circuit that takes a 4-bit 2's complement number and whose output is 1 if the number is a multiple of 3.

(a) (5 points) Fill in the truth table for the output  $F$  of the circuit. Note that 0 is a multiple of 3.

	$A_3$	$A_2$	$A_1$	$A_0$	$F$ (Mult-of-3)
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	0
-8	1	0	0	0	0
-7	1	0	0	1	0
-6	1	0	1	0	1
-5	1	0	1	1	0
-4	1	1	0	0	0
-3	1	1	0	1	1
-2	1	1	1	0	0
-1	1	1	1	1	0

(b) (5 points) Implement your circuit using only the 4-to-16 line decoder and OR gate shown below:

$A_0$

$A_1$

$A_2$

$A_3$

$I_0$

$I_1$

$I_2$

$I_3$

4-to-16  
D  
E  
C  
O  
D  
E  
R

$D_0$

$D_1$

$D_2$

$D_3$

$D_4$

$D_5$

$D_6$

$D_7$

$D_8$

$D_9$

$D_{10}$

$D_{11}$

$D_{12}$

$D_{13}$

$D_{14}$

$D_{15}$

16  
O  
R  
G  
A  
T  
E

$F$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 13 of 24

Q9ab

3




06A5F935-F09D-4075-A351-F182C08296  
winter-2023-cs-251-midterm  
#54 Page 14 of 24

Points on this page: 4

9. (8 points) Full Adder.

- (a) (2 points) A 1-bit Full Adder as discussed in class is a combinational circuit which operates on three binary inputs,  $a$ ,  $b$  and CarryIn ( $C_{in}$ ). It computes the sum of the inputs and produces as outputs the Result ( $S$ ) bit of the sum and a CarryOut ( $C_{out}$ ) bit.



Complete the truth table for a Full Adder:

$a$	$b$	$C_{in}$	$C_{out}$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

- (b) (2 points) Give a reduced sum of products expression for  $C_{out}$ .

$$C_{out} = ab + (a \oplus b)C_{in}$$

$$\begin{aligned} & \bar{a}bC_{in} + a\bar{b}C_{in} + ab\bar{C}_{in} + abC_{in} \\ &= C_{in}(\bar{a}b + a\bar{b}) + ab \\ &= C_{in}(a \oplus b) + ab \end{aligned}$$

part(b)- not in sum of products form

-1

Q9c

0

Points on this page: 4

C108035-4098-4310-9709-1AC7305A798

winter-2023-xa-251-midterm

#54 Page 15 of 24

(c) (4 points) Implement a circuit for the output  $C_{out}$  from part(b) using only NAND gates.

$$\overline{(ab)} \cdot \overline{(a \oplus b) C_{in}} = ab + (a \oplus b) C_{in}$$

$\downarrow$

$ab$

$\downarrow$

$(a \oplus b) C_{in}$

$\downarrow$

$(a \oplus b) C_{in}$

a	b	$\overline{a}$	$a \oplus b$	$\overline{ab}$	$\overline{a \oplus b}$	$\overline{ab}$
0	0	1	1	1	0	1
0	1	1	1	1	1	0
1	0	0	1	0	1	0
1	1	0	0	0	0	0

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 15 of 24

Q10a

5




303B1E73-7A5C-48E9-9C50-84E16CF118CE  
winter-2023-cs-251-midterm  
#54 Page 16 of 24

Points on this page: 5

**10. (10 points) Memory.**

- (a) (5 points) Below is the diagram for the Register File showing both read and write ports. Suppose we have an ARM 64-bit architecture (i.e., each register stores 64 bits of data) and there are 32 registers in the Register File. In the figure, state the number of bits on the input or output indicated on the dark lines numbered 1-5.



Q10b

5

Points on this page: 5

04E183BC-4A41-4535-983D-A3DDC482F2E8

winter-2023-ca-051-ml040406

#54 Page 17 of 24

(b) (5 points) Below is the diagram for the Register File showing the read operation for two registers. Suppose we now have an ARM architecture that **requires reading from three registers in a single instruction**.

add3 X1, X2, X3, X4

This instruction reads from X2, X3 and X4, adds the values together and stores the result in the destination register X1.

Make any necessary changes to the diagram below to **perform the read operation from three registers**. You may add any logic gates or additional components discussed in class. **Be sure to clearly label your changes and any new inputs or outputs.**

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo


Xa53

Page 17 of 24



Q11a

6



80799532-0870-4380-A327-8741552910F  
winter-2023-cs-251-midterm  
#54 Page 18 of 24

Points on this page: 6


11. (10 points) Finite State Machines for Sequential Systems.

Consider the following next-state table and corresponding output table:

$S_1$	$S_0$	$C$	$D$	$S_1'$	$S_0'$	
0	0	0	X	0	0	✓
0	0	1	0	1	0	✓
0	0	1	1	0	1	✓
0	1	0	0	1	1	✓
0	1	0	1	1	0	✓
0	1	X	0	1	1	✓
0	1	1	1	0	0	✓
1	0	0	X	1	0	✓
1	0	1	X	1	1	✓
1	1	X	X	0	0	

$S_1$	$S_0$	$R$	$M$
0	0	0	1
0	1	1	1
1	0	0	0
1	1	1	1

(a) (6 points) Draw the finite state machine for this next state and output table using the states given below. Simplify the arc labels where possible.



CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53


Page 18 of 24

Q11b

4

Points on this page: 4

2EFA7F0E-C63A-6C32-67ED8-BABBA37C05A  
winter-2023-ca-251-0180exam  
#54 Page 19 of 24



(b) (4 points) Complete the table below tracing the above finite state machine on a particular sequence of input bits for C and D. Note that the Next State of one column is the Current State for the next column. The first column has been filled in for you. The outputs are for the Current State.

Current State	00	10	11	00	00	01
C	1	1	0	0	1	1
D	0	1	0	1	1	1
M	1	0	1	1	1	1
R	0	0	1	0	0	1
Next State	10	11	00	00	01	00


CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 19 of 24

Q12a

5




CS117020-0050-4386-8438-8F90WFCJ1555  
winter-2023-cs117020-edition  
#54 Page 20 of 24

Points on this page: 5

12. (18 points) ALU Design.

(a) (5 points) Consider the 1-bit ALU studied in class:



Fill in the values of CarryOut and Result in the following table (Operation is specified in binary):

a	b	CarryIn	Operation	Binvert	CarryOut	Result
0	1	0	01	0	0	1
1	1	0	00	0	1	1
1	1	0	10	0	1	0
0	1	1	01	1	0	0
1	1	1	10	1	1	0

Q12b

4

Points on this page: 4

C609E41E-1A53-41A0-93B0-94B212191EDF

winter-2023-ca-231-midterm

#54 Page 21 of 24

(b) (4 points)

Consider the 1-bit ALU studied in class that has Ainvert:

We would like to perform the **NOR** of a and b using the 1-bit ALU given above. In the table below, list the values of the ALU inputs needed to perform NOR.

CarryIn	Operation	Ainvert	Binvert
X	00	1	1

$$NOR \equiv$$

$$\overline{A+B} \equiv \overline{A} \cdot \overline{B}$$


CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 21 of 24

Q12c

9



0F3A0596-7547-4147-8492-0F3C19C3BA87


winter 2023 - cs 251 - midterm

#54 Page 22 of 24

Points on this page: 9

(c) (9 points) Below is the diagram for a 64-bit ALU. Modify this diagram to have the following three additional outputs. In the figure, label each output with the name given in bold in the question.

- (3 points) **Negative Even (NE)**: This should be HIGH (1) when the output is a negative even number.
- (3 points) **Multiple-of-8 (M8)**: This should be HIGH (1) when the output is a multiple of 8.
- (3 points) **Less-Than-128 (LT128)**: This should be HIGH (1) when the 64-bit Result is a value that is strictly less than 128 ( $Result < 128$ ).



1.  $Result[0] \rightarrow \text{AND} \rightarrow NE$   
 $Result[63] \rightarrow \text{AND} \rightarrow NE$

2.  $Result[0:5] \rightarrow \text{AND} \rightarrow M8$   
 $Result[16:21] \rightarrow \text{AND} \rightarrow M8$

3.  $Result[7] \rightarrow \text{AND} \rightarrow LT128$   
 $Result[63] \rightarrow \text{AND} \rightarrow LT128$

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo


Xa53

Page 22 of 24

<https://app.crowdmark.com/score/213a82a1-a846-4454-a6bc-d30232589296>

21/24

0119D6E2-AN01-056D-0F67-C0E20328C8  
winter-2023-ca-251-midsem  
854 Page 23 of 24




This page is intentionally left blank for your use. Do not remove it from your booklet. If you require more space to answer a question, you may use this page, but you must **clearly indicate** in the provided answer space that you have done so.

CS 251 Winter 2023 Midsem  
© 2023 University of Waterloo

Xa53

Page 23 of 24



1939208A-F1E0-412D-973E-5D73348E8A88  
w1c1a4-2023-ss-251-midterm  
#54 Page 24 of 24

This page is intentionally left blank for your use. Do not remove it from your booklet. If you require more space to answer a question, you may use this page, but you must **clearly indicate** in the provided answer space that you have done so.

CS 251 Winter 2023 Midterm  
© 2023 University of Waterloo

Xa53

Page 24 of 24

