

**UNITED STATES** 

AIR FORCE ACADEMY

ECE 383 - Embedded Computer Systems II Lecture 10 - Datapath and Control


Labl: Hessons learned

- · testbenches
- · HW -> Labs



#### **Lesson Outline**

- Generics
- Datapath and Control
- Design Process



- Basic Building Blocks BBBs



### **Generics**



# **Generics – Entity Declaration**

```
entity Declaration:

entity lec10 is

generic (N: integer := 4);

port( clk: in STD_LOGIC;

reset : in STD_LOGIC;

crtl: in std_logic_vector(1 downto 0);

D: in unsigned (N-1 downto 0);

Q: out unsigned (N-1 downto 0));

end lec10;
```

#### Note:

- The variable N is available in the entity and architecture context. In this case, you will need it to define the width of vectors.
- The value of N must be an integer, not a binary string. Just use positive integers for N.



# **Generics – Instantiation**

#### Note:

- The default value for N is 4. That means, if you do not use the generic map statement in the instantiation below, you will get a 4-bit counter.
- The D and Q vectors use N-1 because the vector starts at 0.


#### Instantiation:

-> see code




# Generics – 5-Bit Counter

■ In this case, I made a 5-bit counter. The testbench linked on Lesson 10 runs the counter through all four control modes and even shows how it rolls over (around 7.5uS).



Control	Description
00	Hold
01	Count up
10	Load D
11	Synchronous Reset



#### Can use this generic counter twice in HW07

- 1 N=4
- (2) N = ?

Simulation Time issue?

TB has 100 kHz aption

See hw 07\_th



### **Datapath and Control**

BBBs

- Datapath and Control Design Methodology
  - Datapath responsible for data manipulations
  - Control responsible for sequencing the actions of the datapath




Fig 10.0 - An abstract digital system constructed from a datapath and a control unit.



# **Design Process**



## **Design Process**

#### Step 0:

- Building digital systems using the datapath and control approach is a three-step process.
  - 1. Write an algorithmic description for the solution to the problem. "Mini-C"
  - Parse the algorithmic description into datapath building blocks and control states.
  - 3. Define the MHE's and O'Es for the control upit.
  - State Transistion Diagram
  - B State Output Table (w sw C) Data path (BBBs)





- The programming language used to formalize an algorithmic solution to design problem is referred to as mini-C (a derivative of the C-programming language)
  - IF if (condition) then BODY\_1 else BODY\_2
  - **FOR** for (i=A; i<B; i += 1) BODY
  - WHILE
    while(condition) BODY
  - ASSIGNMENT

$$X = \text{value}; \qquad \chi = (A + B) >> 4$$



## **Design Process – If/Then/Else**

```
if (x == y) &

Bodyl;

Body2;

Body2;

How to make comparitor?

Process or CSA?
```




Fig 10.1 - The datapath and control components required to realize an if/then/else structure.



## **Design Process – For Loop**




Fig 10.2 - The datapath and control components required to realize a for loop.



## **Design Process – While Loop**

How to implement comparitor?




Fig 10.3 - The datapath and control components required to realize a while statement.



## Design Process - Assignment



$$X = X + Y;$$

How to implement:

Adder?

X Register?




Fig 10.5 - The datapath and control components required to realize an assignment statement of the form X=X+Y.




## **Basic Building Blocks**



## **Basic Building Blocks**

Device	Data in	Data out	Status	Control
N:M Decoder	1 bit	M bits		N bits
N:1 Mux	N bits	1 bit		$\log_2(N)$ bits
M-bit N:1 Mux	N, each M-bits	M bits		$\log_2(N)$ bits
N-bit adder	2, each N-bits	N bits	Overflow	
N-bit add/sub	2, each N-bits	N bits	Overflow	1 bit
N-bit comparator	2, each N-bits		3 bits	
BCD to 7-segment	4 bits	7 bits		
N-bit priority encoder	N bits	$\log(N)$ -bits		
N-bit register	N bits	N-bits		1 bit
N-bit shift register	N bits	N-bits		2 bits
N-bit counter	N bits	N bits		2 bits
Three state buffer	N bits	N bits		1 bit
N:M RAM	$\log_2(N)$ bits, M bits	M bit		2 bits
N-bit Bus transceiver	N bits	N bits		2 bit

Table 10.6 - The list of all the basic building blocks and some of their attributes.



#### **Handout Problem**


**4 Inimum Search** Design a digital circuit that looks for the smallest 8bit integer in a 128x8 bit RAM. The numbers are stored at addresses 0...99, you may assume that the RAM is preloaded with data.

```
( step)
       min = OxFF;
   MBR=RAM[i];
              min = MBR; //
```

} // end for

```
// Set the min reg to largest value
for (i=0; i<100; i++) { // Search through the entire array
              // read an 8-bit value from the RAM
   if (MBR<min) then // If MBR is smaller than min
                           then set min to the smallest value
```

Variables are








State	CS	RE	WE	Reg Min	Min mux	Counter	MBR
	0 off	0 idle	0 idle	0 hold	0 load FF	00 hold	0 hold
	1 active	1 read	1 write	1 load	1 load RAM	01 load	1 load
						10 count	
States						11 reset	
InitMin							
InitI							
CompC							
Read							
CompM							
NewMin							
Inc							
Done							

#### READ2



3 February 2021 21

■ Do we need to now go and find the state transition equations and state output equations?

3 February 2021 22

```
-- Name:
            Chris Coulston
-- Date:
            Jan 28, 2015
-- File:
            lec09.vhdl
-- Event:
            Lecture 9
-- Crs:
             ECE 383
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity lec09 is
      Port( clk: in STD_LOGIC;
             reset : in STD_LOGIC;
             sw: in STD_LOGIC_VECTOR(2 downto 0);
             cw: out STD_LOGIC_VECTOR(4 downto 0));
end lec09;
architecture behavior of lec09 is
    type state_type is (WaitEnter, WaitRead, Set30, WaitLeave, Set3, Goose);
   signal state: state_type;
    constant rfid: integer := 2;
                                      -- helps keep status bits straight
   constant cow: integer := 1;
   constant timer: integer := 0;
begin
   state_process: process(clk,reset)
      begin
      if (rising_edge(clk)) then
          if (reset = '0') then
             state <= WaitEnter;</pre>
          else
             case state is
                 when WaitEnter =>
                   if (sw(cow) = '1') then state <= WaitRead; end if;</pre>
                 when WaitRead =>
                   if (sw(rfid) = '1') then state <= Set30; end if;</pre>
                 when Set30 =>
                   state <= WaitLeave;</pre>
                 when WaitLeave =>
                   if (sw(cow) = '0') then state <= WaitEnter;
                   elsif (sw(timer) = '1' and sw(cow) = '1') then state <= Set3; end if;
                 when Set3 =>
                   state <= Goose;
                 when Goose =>
                   if (sw(timer) = '1') then state <= Set30; end if;
          end if;
      end if;
    end process;
    cw <=
             "10000" when state = WaitEnter else
             "00000" when state = WaitRead else
             "01010" when state = Set30 else
             "01110" when state = WaitLeave else
             "01100" when state = Set3 else
             "01111"; -- when state = Goose;
end behavior;
```

2

3

4

6

7

8

9

10

11 12

13

14

15

16

17

18 19

20 21

22

23 24

25

26

27 28

29

30

31

32

33

34

35

36

37

43 44 45

46 47

48

49 50

51

52

53 54

55 56

57

58


59

60 61


62 63

**HW07** 

- Lesson 9 State Machine style? Adim
- Lesson 10 Mini-C method?



#### **Button Debouncer... statemachine with delays**







#### How to do...

```
while (button == 1);
```

```
action = 0;

action = 1;

action = 0; (2)
```



Testbench... 100 MHz vs 100 KHz clock



### **HW06** solution?

Asynch Reset

