# Card Sizes

	Tesla C870	Tesla C1060	Tesla C2050	Tesla K10	Tesla K20
Compute Capability	1.0	1.3	2.0	3.0	3.5
Max Threads per Thread Block	512	512	1024	1024	1024
Max Threads per SM	768	1024	1536	2048	2048
Max Thread Blocks per SM	8	8	8	16	16

Tesla K40: 2880 processors; 12 GB memory

# Data bigger than grid

#### Maximum grid sizes

Compute capability 1.0, 1D and 2D grids supported

Compute capability 2, 3, 3D grids too.

Grid sizes: 65,535 x 65,535 x 65,535 (CUDA Compute Capability 3.0)

For large data sets, you can use many copies of the grid. (see gridStride example later)

## ThreadId for Various Grids

```
1D grid of 1D blocks
  _device___ int getGloballdx_1D_1D()
    return blockldx.x *blockDim.x + threadIdx.x;
1D grid of 2D blocks
  _device___ int getGloballdx_1D_2D()
    return blockldx.x * blockDim.x * blockDim.y + threadIdx.y * blockDim.x +
threadIdx.x;
1D grid of 3D blocks
  _device___ int getGloballdx_1D_3D()
    return blockldx.x * blockDim.x * blockDim.y * blockDim.z
    + threadIdx.z * blockDim.y * blockDim.x + threadIdx.y * blockDim.x + threadIdx.x;
```

```
2D grid of 1D blocks
  _device___ int getGlobalIdx_2D_1D()
    int blockld = blockldx.y * gridDim.x + blockldx.x;
    int threadId = blockId * blockDim.x + threadIdx.x;
    return threadId;
2D grid of 2D blocks
   _device___ int getGlobalIdx_2D_2D()
    int blockId = blockIdx.x + blockIdx.y * gridDim.x;
    int threadId = blockId * (blockDim.x * blockDim.y) + (threadIdx.y * blockDim.x) +
    threadIdx.x;
    return threadId;
2D grid of 3D blocks
  _device___ int getGlobalIdx_2D_3D()
    int blockld = blockldx.x + blockldx.y * gridDim.x;
    int threadId = blockId * (blockDim.x * blockDim.y * blockDim.z)
               + (threadIdx.z * (blockDim.x * blockDim.y))
               + (threadIdx.y * blockDim.x)
               + threadIdx.x;
    return threadId;
```

```
3D grid of 1D blocks
  _device___ int getGloballdx_3D_1D()
     int blockld = blockldx.x + blockldx.y * gridDim.x
                + gridDim.x * gridDim.y * blockIdx.z;
     int threadId = blockId * blockDim.x + threadIdx.x;
     return threadld;
3D grid of 2D blocks
  _device___ int getGloballdx_3D_2D()
     int blockId = blockIdx.x + blockIdx.y * gridDim.x
                + gridDim.x * gridDim.y * blockldx.z;
     int threadId = blockId * (blockDim.x * blockDim.y)
                + (threadIdx.y * blockDim.x)
                + threadIdx.x;
     return threadld;
3D grid of 3D blocks
  _device___ int getGlobalIdx_3D_3D()
     int blockld = blockldx.x + blockldx.y * gridDim.x
                + gridDim.x * gridDim.y * blockIdx.z;
     int threadId = blockId * (blockDim.x * blockDim.y * blockDim.z)
                + (threadIdx.z * (blockDim.x * blockDim.y))
                + (threadIdx.y * blockDim.x)
                + threadIdx.x;
     return threadld;
```

#### Thread Blocks

thread blocks are required to execute independently in arbitrary order threads in same block (up to 1024) can use the same shared memory synchronization in a block is achieved with \_\_syncthreads(), which creates a barrier in the block

## Intrinsic CUDA math functions

Single and double precision: basically same as C++

sqrtf(), cbrtf(x), expf(x), logf(x), sinf(x), cosf(x), tanf(x), sinh(x), cosh(x), tanh(x) erfcf(x), j0f(x), j1f(x), y0f(x)

Also have device only functions accessed by

nvcc xxxx.cu -use\_fast\_math

Faster, but less accurate

Operator/Function	Device Function
x/y	fdividef(x,y)
sinf(x)	sinf(x)
cosf(x)	cosf(x)
tanf(x)	tanf(x)
<pre>sincosf(x,sptr,cptr)</pre>	sincosf(x,sptr,cptr)
logf(x)	logf(x)
log2f(x)	log2f(x)
log10f(x)	log10f(x)
expf(x)	expf(x)
exp10f(x)	exp10f(x)
powf(x,y)	powf(x,y)

## **CUDA** Libraries

**CUDA Math Library** 

CUBLAS: BLAS for CUDA #include <cublas.h>

CUFFT: 1D, 2D, 3D FFT #include <cufft.h>

http://devblogs.nvidia.com/parallelforall/cudacasts-episode-8-accelerate-fftw-appscufft-55/

CUSPARSE: sparse matrix routines

**CURAND:** random numbers

NPP: Nvidia Performance Primitives: signal and image processing

CUSP: Open Source Algorithms for sparse linear algebra: developer.nvidia.com/cusp

CULA: Linear Algebra (lapack)

http://www.culatools.com/user/signup.php

MAGMA: http://icl.cs.utk.edu/magma/index.html

https://developer.nvidia.com/gpu-accelerated-libraries

# Hour Exam

Oct 20, Kreiger 307

Know C++, OpenMP, CUDA up to Oct 14 In-class exam. Will be using the computers.

#### Homework

Convert your openMP heat conduction problem into a CUDA solved problem. Compare timings between CUDA and your openMP implementation.

# myPiGPU.cu

# Tools to check CUDA programs

```
nvidia-smi (on command line)
```

cuda-memcheck (on comand line)

command-line CUDA profiler (logger)

nvprof (on command line)

cuda-gdb (Linux and mac)

#### nvidia-smi

http://devblogs.nvidia.com/parallelforall/cudacasts-episode-7-nvidia-smi-accounting/ https://developer.nvidia.com/nvidia-system-management-interface

System Management Interface (for Linux and Windows)

Information about the GPUs: next page

=======NVSMI LOG=======

```
Timestamp
                                  : Fri Jun 22 11:32:26 2012
                                  : 295.45
Driver Version
Attached GPUs
                                  : 1
GPU 0000:01:00.0
    Product Name
                                  : Tesla C2070
    Display Mode
                                  : Enabled
                                  : Disabled
    Persistence Mode
    Driver Model
        Current
        Pending
                                  : N/A
                                  : 0322211066758
: GPU-ed89e2d3-e674-1a30-8dd0-eaee6789ee19
    Serial Number
    GPU UUID
    VBIOS Version
                                  : 70.00.44.00.02
    Inforom Version
        OEM Object
ECC Object
                                  : 1.0
: 1.0
        Power Management Object : 1.0
    PCI
        Bus
                                  : 0x01
                                  : 0x00
        Device
                                  : 0x0000
: 0x06D110DE
        Domain
        Device Id
        Bus Id
                                   0000:01:00.0
        Sub System Id
GPU Link Info
PCIe Generation
                                  : 0x077210DE
                                  : 2
                 Max
                 Current
            Link Width
                                  : 16x
                 Max
                                  : 16x
                 Current
    Fan Speed
                                  : 30 %
    Performance State
                                  : P0
    Memory Usage
Total
                                  : 5375 MB
                                  : 9 MB
        Used
        Free
                                  : 5365 MB
    Compute Mode
                                  : Default
    Utilization
                                  : 0 %
        Gpu
        Memory
                                  : 0 %
    Ecc Mode
                                  : Enabled
: Enabled
        Current
        Pending
    ECC Errors
        volatile
            Single Bit
                                  : 0
                Device Memory
                Register File
                 L1 Cache
                                  : 0
                 L2 Cache
                                  : 0
                                  : 0
                 Total
            Double Bit
                                  : 0
                 Device Memory
                 Register File
                                  : 0
                 L1 Cache
                 L2 Cache
                                  : 0
                 Total
        Aggregate
Single Bit
                 Device Memory
                                  : 0
                 Register File
                                  : 0
                 L1 Cache
                 L2 Cache
                                  : 0
                 Total
                                  : 0
            Double Bit
                                  : 0
                 Device Memory
                 Register File
                                  : 0
                 L1 Cache
                                  : 0
                 L2 Cache
                                  : 0
                 Total
                                  : 0
    Temperature
                                  : 52 C
    Power Readings
        Power Management
                                  : N/A
        Power Draw
                                  : N/A
        Power Limit
                                  : N/A
   clocks
        Graphics
                                  : 573 MHz
        SM
                                  : 1147 MHZ
        Memory
                                  : 1494 MHZ
    Max clocks
                                  : 573 MHz
        Graphics
                                  : 1147 MHZ
        Memory
                                  : 1494 MHZ
   Compute Processes
                                  : None
```

#### cuda-memcheck

Usage: cuda-memcheck program\_name

Monitors hundreds of thousands of threads running concurrently on each GPU

Reports detailed information about global memory access errors such as out of bounds accesses and misaligned memory accesses, including instruction offet in CUDA Function/Kernel name or source file and line number

Reports runtime executions errors such as device or user stack overflows and Illegal instructions

Misaligned or Out of range accesses to shared and local memory

Reports detailed information about potential race conditions between accesses to shared memory. Including severity information about hazard, block and thread index, CUDA function/kernel name & instruction offset, source file and line number and data values being written

Displays stack back traces on host and device for errors

Reports if any CUDA API calls returned errors

http://docs.nvidia.com/cuda/cuda-memcheck/index.html

## Command-Line CUDA Profiler

```
http://docs.nvidia.com/cuda/profiler-users-guide/index.html#compute-command-line-
profiler-overview
>tcsh
>setenv COMPUTE_PROFILE 1
enables the command-line CUDA profiler
> myPiGPU 10000 creates a text log file: cuda_profile_0.log
# CUDA_PROFILE_LOG_VERSION 2.0
# CUDA_DEVICE 0 GeForce GT 650M
# CUDA_CONTEXT 1
method,gputime,cputime,occupancy
method=[ _Z4termPdi ] gputime=[ 56.992 ] cputime=[ 41.308 ] occupancy=[ 1.000 ]
method=[ memcpyDtoH ] gputime=[ 54.464 ] cputime=[ 2048.779 ]
First method line: establishes the DEVICE constant:
double PI25D= 3.141592653589793238462643
Next:
```

gputime: microseconds; cputime: milliseconds

cudaMalloc(&d\_part\_sum, N\*sizeof(double));

# nvprof

Simple profiler: gives summary of kernel calls and memcpy; tells where time is spent.

http://docs.nvidia.com/cuda/profiler-users-guide/index.html#nvprof-overview NOTE: nvprof and command-line profiler are mutually exclusive: setenv COMPUTE\_PROFILE 0

```
Number of intervals: 10000
interval size = 0.0001
CUDAMemory: 80000
==16115== NVPROF is profiling process 16115, command: a.out 10000
blocks: 79
time for parallel computation: 5.4e-05
pi = 3.141792649
error = -0.0002
time for total computation: 0.000284
==16115== Profiling application: a.out 10000
==16115== Profiling result:
Time(%) Time Calls Avg Min Max Name
```

56.49% 51.808us 1 51.808us 51.808us 51.808us [CUDA memcpy DtoH]

43.51% 39.904us 1 39.904us 39.904us 39.904us term(double\*, int)

# cuda-gdb


Based on GNU gdb, gnu debugger

```
Compile program with -g > nvcc -g -G myPiGPU.cu -o myPiGPU (N defined in problem)
```

```
> cuda-gdb myPiGPU
(cuda-gdb) break main
(cuda-gdb) break myPiGPU.cu:83
(cuda-gdb) print N
(cuda-gdb) run
(cuda-gdb) continue
(cuda-gdb) print blockIdx
(cuda-gdb) print gridDim
(cuda-gdb) delete b (delete breakpoints)
```

http://developer.download.nvidia.com/compute/cuda/2\_1/cudagdb/CUDA\_GDB\_User\_Manual.pdf

# **CUDA Occupancy Calculator**



70

# **CUDA Timing**

```
cudaEvent_t start, stop;
cudaEventCreate(&start);
cudaEventCreate(&stop);
cudaMemcpy(d_x, x, N*sizeof(float), cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, N*sizeof(float), cudaMemcpyHostToDevice);
cudaEventRecord(start);
saxpy <<<(N+255)/256, 256>>>(N, 2.0f, d_x, d_y);
cudaEventRecord(stop);
cudaMemcpy(y, d_y, N*sizeof(float), cudaMemcpyDeviceToHost);
cudaEventSynchronize(stop); //stop CPU until event recorded.
float milliseconds = 0;
cudaEventElapsedTime(&milliseconds, start, stop); //milliseconds has the
               //time for the saxpy kernel to execute
then print milliseconds
```

# Optimizing Data Transfers

PCI-e bus speed: 8 GB/s

GPU bus: From deviceQueryDrv, memory clock rate: 2508 MHz

and bus width: 128 bits

2508 \* 10<sup>6</sup> \*128 bits \* 1 byte/8 bits \* 2/ 10<sup>9</sup> = 80 GB/s 2 is the double data rate of the DDR memory; 10<sup>9</sup> converts to GB/s

Using pinned-memory

# Page-locked (Pinned) Memory

CPU can access larger data sets than their memory can hold by implementing a virtual memory system (non-locked memory). Pages of memory can be temporarily saved on disk and swapped in and out when needed.

When data is needed by GPU, it is copied to a page-locked pinned memory buffer and passed to Direct Memory Access. The cost is the time to copy the data to pinned memory, the data transfer, and the deletion of page-locked memory.


There is usually enough space on the CPU to use page-locked memory; then the DMA is made to GPU without involving the CPU.

#### PAGEABLE DATA TRANSFER

# PAGEABLE MEMORY PINNED MEMORY

Host

#### PINNED DATA TRANSFER



# SAXPY again: Grid Stride

Old kernel: one thread per element; single grid covers all elements

```
saxpy <<<4096,256>>>(1<<20, 2.0, x, y);
//each thread handles one of the n additions
New kernel: grid stride
  _global___ void saxpy(int n, float a, float *x, float *y)
  for( int i = blockldx.x * blockDim.x + threadIdx.x; i<n; i+=blockDim.x*gridDim.x)
//this loop lets card know that the number of threads
//can vastly exceed the size of the number of threads in grid
     y[i] = a * x[i] + y[i];
} //Using grid stride; calculate over different smaller grids (64) of 16384 threads
int numSMs = 2;
saxpy<<<numSMs*32,256>>>(n, 2.0, d_x, d_y);
```

For this 1D grid, the number of threads in grid is blockDim.x\*GridDim.x, which is 256 \* 64 means 64 different grids to get 1<<20 (1,048,576) threads

## Grid Stride is faster

Thread reuse saves some overhead of thread creation

saxpy<<1,1>>(n, 2.0, x, y) is the serial version. Very slow, but debug friendly 1 block, 1 thread per block

# **Shared Memory**

Very fast, accessible to all threads in block

Example: threads in same block can access data obtained by global memory by other threads in the block

Need to be careful of race conditions. These occur because threads are grouped by 32 thread bundles called warps for execution. If thread a and b read data from global memory and save as shared memory. Then thread a want to read b's element in shared memory. If a and b are in different warps, then b may not be done writing before a wants to read it.

\_\_syncthreads(); //to provide a barrier in block

```
//a 1-D array of 0, 1, 2, ..., 63 is to be reversed: 63, 62...
#include <stdio.h>
                                                     Using Shared Memory
  global___ void staticReverse(int *d, int n)
                                                    with static and dynamic
                                                    arrays.
 __shared__ int s[64];
 int t = threadIdx.x;
 int tr = n-t-1;
 s[t] = d[t]; //copy array d into shared memory array s
 __syncthreads();
 d[t] = s[tr];
  _global___ void dynamicReverse(int *d, int n)
 extern __shared__ int s[]; //need the extern keyword as memory dynamically alloc.
 int t = threadIdx.x;
 int tr = n-t-1;
 s[t] = d[t];
 __syncthreads();
 d[t] = s[tr];
```

```
int main(void)
 const int n = 64;
 int a[n], r[n], d[n];
 for (int i = 0; i < n; i++) {
  a[i] = i;
  r[i] = n-i-1; // r[] is the correct answer array
  d[i] = 0;
int *d_d;
 cudaMalloc(&d_d, n * sizeof(int));
 // run version with static shared memory
 cudaMemcpy(d_d, a, n*sizeof(int), cudaMemcpyHostToDevice);
 staticReverse<<<1,n>>>(d_d, n);
 cudaMemcpy(d, d_d, n*sizeof(int), cudaMemcpyDeviceToHost);
 for (int i = 0; i < n; i++)
  if (d[i] != r[i]) printf("Error: d[%d]!=r[%d] (%d, %d)\n", i, i, d[i], r[i]);
```

```
// run dynamic shared memory version

cudaMemcpy(d_d, a, n*sizeof(int), cudaMemcpyHostToDevice);

dynamicReverse<<<1,n,n*sizeof(int)>>>(d_d, n); //third part of <<>>> is shmem size

cudaMemcpy(d, d_d, n * sizeof(int), cudaMemcpyDeviceToHost);

for (int i = 0; i < n; i++)

if (d[i] != r[i]) printf("Error: d[%d]!=r[%d] (%d, %d)\n", i, i, d[i], r[i]);
}
```

# **Shared Memory**


cuda-memcheck --tool racecheck program\_name <a href="http://docs.nvidia.com/cuda/cuda-memcheck/index.html#racecheck-tool">http://docs.nvidia.com/cuda/cuda-memcheck/index.html#racecheck-tool</a>

The racecheck tool identifies three types of canonical hazards in a program. These are:

- Write-After-Write (WAW) hazards This hazard occurs when two threads attempt to write data to the same memory location. The resulting value in that location depends on the relative order of the two accesses.
- Read-After-Write (RAW) hazards This hazard occurs when two threads access the same memory location, with one thread performing a read and another a write. In this case, the writing thread is ordered before the reading thread and the value returned to the reading thread is not the original value at the memory location.
- Write-After-Read (WAR) hazards This hazard occurs when two threads access the same memory location, with one thread performing a read and the other a write. In this case, the reading thread reads the value before the writing thread commits it.

#### Parallel Reduction

For very large array of numbers, need many thread blocks; each block does a portion of the array:




Need synchronization across all the thread blocks; but NO global synchronization (Expensive to build and would only allow running as many blocks as can fit on the card, rather than many more sequentially.)

One solution: kernel decomposition.

```
_global___ void reduce0(int *g_idata, int *g_odata) {
   extern __shared__ int sdata[]; //extern required for dyn alloc
// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockldx.x*blockDim.x + threadldx.x;
sdata[tid] = g_idata[i];
__syncthreads(); //each block gets blockDim.x data
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
if (tid % (2*s) == 0) {
sdata[tid] += sdata[tid + s]; }
__syncthreads(); }
                                //completes reduction
// write result for this block to global mem
if (tid == 0) g_odata[blockldx.x] = sdata[0]; }
// sum g_odata from 0 to numBlocks
```

## Parallel Reduction in Block



```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
   if (tid % (2*s) == 0) {
      sdata[tid] += sdata[tid + s];
      }
__syncthreads(); }</pre>
```

#### Replaced with

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
   int index = 2 * s * tid;
   if (index < blockDim.x) {
      sdata[index] += sdata[index + s];
   }
   __syncthreads(); }</pre>
```

#### This gives speedup of 2.3

http://developer.download.nvidia.com/assets/cuda/files/reduction.pdf Can get speedup of 30.