

Introducing NEON Development Article

1.3.2. NEON registers

The NEON register bank consists of 32 64-bit registers. If both Advanced SIMD and VFPv3 are implemented, they share this register bank. In this case, VFPv3 is implemented in the VFPv3-D32 form t hat supports 32 double-precision floating-point registers. This integration simplifies implementing context switching support, because the same routines that save and restore VFP context also save and restore NEON context.

The NEON unit can view the same register bank as:

- sixteen 128-bit quadword registers, Q0-Q15
- thirty-two 64-bit doubleword registers, D0-D31.

The NEON D0-D31 registers are the same as the VFPv3 D0-D31 registers and each of the Q0-Q15 registers map onto a pair of D registers. Figure 1.3 shows the different views of the shared NEON and VFP register bank. All of these views are accessible at any time. Software does not have to explicitly switch between them, because the instruction used determines the appropriate view.

Figure 1.3. NEON and VFP register set

S0-S31 VFP only	D0-D15 VFPv2 or VFPv3-D16	D0-D31 VFPv3-D32 or Advanced SIMD	Q0-Q15 Advanced SIMD only
S0	D0	D0	Q0
S1			
S2	D1	D1	Q1
S3			
S4	D2	D2	Q7
S5			
S6	D3	D3	Q8
S7			
⋮	⋮	⋮	⋮
S28	D14	D14	Q15
S29			
S30	D15	D15	
S31			
		D16	
		D17	
		⋮	
		D30	
		D31	