## **KU LEUVEN**



# Introduction to Trusted Computing

Pieter Maene, Johannes Götzfried, Ruan de Clercq, Tilo Müller, Felix Freiling, and Ingrid Verbauwhede

<sup>1</sup>KU Leuven/COSIC, Belgium <sup>2</sup>FAU Erlangen-Nürnberg, Germany

January 31, 2017



## **Trusted Computing**



## **Trusted Computing**

"An entity can be trusted if it always behaves in the expected manner for the intended purpose."—Trusted Computing Group 2004

#### **Hardware-Based Architectures**

- Limitations of software-based solutions
- Protect against system-level attacker
- Hardware considered immutable



Architecture		Security Properties								Arcl	itec	Other					
		.:0	n Kestal	tion	mi	c Ro	rties  Tridentiality  Orfidentiality  Channel P	esist? rotec	ion co	ight	essor	14 T	CB Ition Inami	c Layout TC	B	patib	ource ademic ISA
	150	latio	n Kestar Ser	alling	usco	desid	ie Weure	Lis	hr.Co	Pro	Pr	een.	<b>Nail</b>	Backer	90	en	Target
AEGIS	•	•	•	•	•	0	•	0	0	•	•	•	0	•	0	•	_
TPM TXT	0	•	•	·	•	-	0	0	•	•	-0	-	0 0	•	0 0	0 0	- ×86_64
TrustZone	•	0	0	•	0	0	0	0	0	0	•	•	0	•	0	0	ARM
Bastion	•	0	•	•	•	0	•	0	0	0	•	•	•	•	0	•	UltraSPARC
SMART	0	•	0	•	0	-	0	•	0	0	-	-	0	•	0	•	AVR/MSP430
Sancus Soteria	•	•	0	•	·	•	0	•	0 0	•	0	0	0	•	•	•	MSP430 MSP430
SecureBlue++	•	0	•	•	•	0	•	0	0	•	•	•	0	•	0	0	POWER
SGX	•	•	•	•	•	0	•	0	0	0	•	•	•	•	0	0	×86_64
Iso-X	•	•	0	•	0	0	•	0	0	0	•	•	•	•	0	•	OpenRISC
TrustLite	•	•	0	0	0	•	0	•	0	0	•	•	•	•	0	•	Siskiyou Peak
TyTAN	•	•	•	•	0	•	0	•	0	0	•	•	•	•	0	•	Siskiyou Peak
Sanctum	•	•	•	•	•	•	0	0	0	0	•	•	•	•	•	•	RISC-V


 $<sup>\</sup>bullet$  = Yes;  $\bullet$  = Partial;  $\bigcirc$  = No; - = Not Applicable

<sup>&</sup>lt;sup>1</sup>Resistance against software side-channel attacks targeting memory access patterns only. <sup>2</sup>Protection from physical attacks, both passive (e.g., probing) and active (e.g., fault injection).


### **Outline**

- 1 Introduction
- 2 Background
- 3 Attacker Model
- 4 Properties
- **5** Architectures
- **6** Comparison
- Conclusion

## **Memory Hierarchy**




## **Protection Rings**



## Protected Module Architectures (PMAs)

- Protect smaller, verifiable code base
- Trusted Computing Base (TCB)




#### **Attacker Model**

- Controls all software outside the TCB
- 2 Access to communication channel
- 3 Dolev-Yao
- 4 No Denial-of-Service protection
- **5** Physical attacks out of scope
  - Some allow off-chip memory attacks
  - Hardware side-channels not considered
- 6 Software side-channels generally excluded


### **Isolation**

- Access control mechanism
- Entry point




### **Attestation**


• Measurements anchored in Root of Trust (RoT)



## **Sealing**



## **Dynamic Roots of Trust (DRoTs)**



## **Code Confidentiality**



#### **Side-Channel Resistance**

- Software side-channels
- Untrusted software only learns I/O behaviour



## **Memory Protection**

- Integrity and authenticity of main memory
- Active and passive attacks



#### **Architectural Features**

### Lightweight

- Architectures without MMU
- Limited number of applications

### **Preemption**

- Suspension of running tasks at any time
- Mainly impacts context switching

### **Upgradeable TCB**

- Hardware-only TCB is not upgradeable
- Some designs include trusted software
- Design flexibility and later upgrades

#### **Architectures**

SMART ([El Defrawy et al., 2012])

Lightweight remote attestation mechanism

Sancus ([Noorman et al., 2013])

Protected module architecture for embedded systems

TrustZone (ARM, 2009)


Isolation mechanism in ARM's processors

#### **SMART**


- Lightweight remote attestation mechanism
- Minimal (proven by [Francillon et al., 2014])

Architecture	Security Properties	Architectural Features	Other
		ancel	with
	207 sdentaits	egistance rotection TCB Ustrumistrescon V TCB Ustrumistrescon V TCB	ompatit
	Isolation stations arice Conthaming P	the processonly option cleable and s	Open-Source ISA
	120. Ver See DA. Co. Sin. Mis	Mr. Co. Ha. br. Dd. ObeBr.	Ob Ver Lang
SMART	0 • 0 • 0 - 0	• 0 0 0 •	O AVR/MSP430

### **SMART**



#### **SMART**




#### Sancus


- Hardware-only protected module architecture for embedded devices
- Program counter-based access control
- Extended with code confidentiality ([Götzfried et al., 2015])

Architecture		rties			Arch	nited	Other										
	Polation station Solds Wellow Person I							y esistat	ncel non			Cenneatibility Scorreic Open Source Open Academic					
	150	ation	iesta ese	tion aline	nami O	de Sid	Memory F Onfidencel F	Ligi Ligi	utwe	Proc Proc PHV	essor N-OY Pr	ly T	uam Stion	e Fadeaple 1	Com	en-S	ource ademic Target ISA
Sancus Soteria	•	•	_	•	<ul><li>•</li></ul>	•	0	•	0	•	0	0	0	•	•	•	MSP430 MSP430

## Sancus



#### Sancus




#### **TrustZone**

- Global Platform's Trusted Execution Environment (TEE)
- Normal World (REE) and Secure World (TEE)



#### **TrustZone**



#### **Isolation**

- Provided by all except TPM and SMART
- Lightweight: program counter-based memory access control
- Complex architectures extend MMU, coarser granularity

#### **Attestation**

- Wide variety of approaches
- Simple symmetric protocols in hardware
- Trusted software for advanced algorithms

#### **TCBs**

- Hardware-only TCB cannot be upgradeable
- Stronger guarantees, as no part is vulnerable to software attackers
- Carefully designed software components increase flexibility

#### **Trust Boundaries**

- Typically extend to the CPU package
- Protection against physical bus and memory attacks

#### **Attacker Model**

- Very similar for all isolation architectures
- Internal vulnerabilities remain exploitable

### **Code Injection Attacks**

- Protected against by isolation mechanism
- Attestation enables detection of changes

#### **Code Reuse Attacks**

Prevented by enforcing the entry point

#### **Software Side-Channel Attacks**

- No general protection mechanism
- Sanctum addresses cache timing attacks

### **Backwards Compatibility**

- Mechanisms integrated by programmers or enabled transparently
- Legacy applications typically remain vulnerable

#### **Inter-Process Communication**

- Register-based for smaller messages
- Larger messages sent through shared memory

Architecture		rope	erties	Architectural Features										
	150	latio At	n testa	tion aling	nami	ic Ro	onfidential on Channel	ty istal Resistal Protect	ion ion	eight Drock	essor N-Or Pr	ily T	CB Ition nami	al Features  C. Layout, TCB compatibility C. Layout, TCB compatibility E.
AEGIS	•	•	•	•	•	0	•	0	0	•	•	•	0	•
TPM TXT	<ul><li>•</li></ul>	•	•	<ul><li>•</li></ul>	•	-	0	0	•	•	-	-	0	•
TrustZone	•	0	0	•	0	0	0	0	0	0	•	•	0	•
Bastion	•	0	•	•	•	0	•	0	0	0	•	•	•	•
SMART	0	•	0	•	0	_	0	•	0	0	_	-	0	•
Sancus Soteria	•	•	0	•	<ul><li>•</li></ul>	•	0	•	0	•	0	0	0	•
SecureBlue++	•	0	•	•	•	0	•	0	0	•	•	•	0	•
SGX	•	•	•	•	•	0	•	0	0	0	•	•	•	•
Iso-X	•	•	0	•	0	0	•	0	0	0	•	•	•	•
TrustLite	•	•	0	0	0	•	0	•	0	0	•	•	•	•
TyTAN	•	•	•	•	0	•	0	•	0	0	•	•	•	•
Sanctum	•	•	•	•	•	•	0	0	0	0	•	•	•	•

Architecture	Other								
	90	en-S	ource ademic ISA						
AEGIS	0	•	-						
TPM TXT	0	0	_ ×86_64						
TrustZone	0	0	ARM						
Bastion	0	•	UltraSPARC						
SMART	0	•	AVR/MSP430						
Sancus Soteria	•	•	MSP430 MSP430						
SecureBlue++	0	0	POWER						
SGX	0	0	×86_64						
Iso-X	0	•	OpenRISC						
TrustLite	0	•	Siskiyou Peak						
TyTAN	0	•	Siskiyou Peak						
Sanctum	•	•	RISC-V						

#### Conclusion

- Protect applications and users from malicious software
- All architectures offer strong guarantees
- Very few support all possible trusted computing mechanisms
- Many researchers do not open-source their designs

#### Conclusion

- Protect applications and users from malicious software
- All architectures offer strong guarantees
- Very few support all possible trusted computing mechanisms
- Many researchers do not open-source their designs

# Questions?

pieter.maene@esat.kuleuven.be