

Unit-4 Microprogrammed Control

D. Introduction: - (less imp)

Hardwired Control Unit -> When the control signals are generated by hardware using conventional logic design techniques, then the control unit is said to be hardwired. It generates a specific sequence of control signals.

Microprogrammed Control Unit - A control unit whose binary control variables are stored in memory is called a micro-programmed control unit.

Control Memory -> Control Memory is the storage in the microprogrammed control wit to store the microprogram.

Control Word -> The control variables at any given time can be represented by a control word string of 1's and 0's called a control word.

Microprogram -> A sequence of micro instructions constitutes a microprogram.

Since alterations of the microprogram are not needed once the control unit 18 m operation, the control memory can be a read-only memory (ROM).

-> ROM words are made permanent during the hardware production

The content of the word on ROM at a given address specifies a micrognstruction.

D. What 48 micro-snistruction?

A computer-instruction that activates the circuits necessary to perform a single machine operation 48 called micro-instruction.

Control address register—> Control address register. Is a high speed circuit in a computing device that hold the addresses of data to be processed or of the next instruction to be executed. It specifies the address of the micro-instruction.

Sequencer -> It is a part of the control unit of CPU. It generates the addresses used to step through the microprogram of a control store.

(loss top)

Resperal Organization of micro programmed combol with: External Next Control Control Control address address generator (ROM) Control wist. Next address information

fig. Micro-programmed control organization.

The control memory is assumed to be a ROM, within which all the control information is permanently stored.

The next address generator is sometimes called a micro-program sequencer, as it determines address sequence that is read from control memory.

The data register is sometimes called a prop line register.

The address sequencing capabilities required on a control memory are:-

Incrementing of the control address register.

Unconditional branch or conditional branch, depending on status bet conditions.


ett) A mapping process from the bits of the anstruction to an address for control memory.

A facelety for subroutine call and return.

Selection of address for control memory: The control address register (CAR) Treceives the address, from four different paths i.e. Control Memory (ROM), branch logge, multiplexer and subnoutine register (SBR). The address 48 multiplexed with multiplexer before reaching to combol 2 dours register (CAR).

control address register by ones to select next micro instruction in sequence.

Conditional branching is obtained by using part of micro-instruction to select a specific status but in order to determine its condition. The branch logic provides decision-making capabilities in the control unit. The following block diagram shows control memory and the associated hardware needed for selecting the next microinstruction address.



1 Mapping of an Instruction: [Imp; In model paper]

Opcode Machine Instruction 1011 Address Cleast significant bits Mapping bits 0 xxxx 100 Microinstruction, 0 1011 00

fig. Mapping from anstruction code to micromstruction address The above figure illustrates a simple instruction format which has an operation code (opcode) of 4-bits which can specify up to 16 distinct instructions. Assume further that the control memory has 128 words, requiring an address of seven bits. The above figure shows one simple, mapping process that converts the 4-bit operation code to a 7-bit address for control memory.

The mapping consists of placing a 0 on the most significant bet of the address, transfering the four operation code bets and clearing the two least significant bits 00 of the control address register. This provides for each computer instruction a microprogram routine with a capacity of four microinstructions. If the routine needs more than four microinstructions, it can use addresses 1000000 through 1111111. If it uses fewer than four microinstructions, the unused memory locations would be available for other routines.

Subroutines: Subroutines are the programs that are used by other routines to accomplish particular task. Subroutines are written and stored seperately so whenever we require whose subroutine we will call just call that subroutine and return to the main program. A subroutine can be called from any point within the main body of the microprogram. Whenever subroutine is called it halts the main program, and it provides returning to the main program, same point. It provides control to subroutine and execute the subroutine and finally returns to main program.

Main Program

Main Program Call Main Program Call Continue main program

where 1,243, and tens to be continue main program

Subroutine return

g. Process for calling of subroutine by main program

@. Microinstruction Format:

Microsnstruction format consist of 20-bits in which Fi 1F2 and F3 field as 000 then at specifies no operation.

3 3 2 2 7 F1 F2 F3 CD BR AD

000 -> No operation.

CD: Condition for branching (2-bits)
BR: Branch field (2-bits)

AD: Address field. (7-68ts)

Fig. Microsnstruction Format

-> The CD field selects status best conditions.

-> The BR field specifies the type of branch to be used.

The AD field contains a branch address. The address field is seven bets wide, since the control memory has 128 = 27 words.

CD	Condition	Symbol	Comments
00 01 10 11	Always = 1 DR (15) AC(15) AC=0	UISZ	Unconditional branch Indirect address bet. Sign but of AC Zero value in AC.

Table: Condition Field

- BR	Symbol	Function
00	U JMP	CAR & AD. Pf condPtion = 1
01	CALL	CAR & CAR +1 9f condition =0 CAR & AD, SBR & CAR +1 9f
10	RET	CAR+CAR+1 if condition = 1. CAR+SR (Return from subroutine)
11	MAP	CAR+DR(11-14), CAR(0,1,6)4-0

Table: Branch Field

Each line of the assembly language microprogram defines a symbolic micrognstruction. Each symbolic micrognstruction is divided into five fields; label, microoperations, CD, BR and AD. The fields specify the following table:

1	S.N.		Comments
	1.	Label	The label field may be empty or it may specify a symbolic address. A label 18 terminated with a colon (:).
	2.	Microoperations	It consists of one, two or three symbols seperated by commas. There may be no more than one symbol from each f field. The NOP symbol is used when the micromstruction has no microoperations. This will be translated by assembler to nine zeros.
4	33.	CD	The CD field has one of the letters U,I,S or Z.
-	4.	BR	The BR field contains one of the four symbols JMB CALL, RET or MAP.
1	5.	AD	The AD field specifies a value for
1			The AD freld specifies a value for the address field of microinstruction in one of following three possible ways;
		-	With a symbol NEXT to designate the next address in sequence. With a symbolic address, this must also appear as label. When the BR field contains a RFT or MAP symbol, the AD field is left and is converted to seven zeros by the assembler.

Table: Symbolic Micromstruction

Design of Control Unit:

Since there are three microoperation fields (F1, F2 and F3) so we need 3 decorders. Only some of the outputs of decorders are shown to be connected to their output. Each of the output of the decorders must be connected to the proper circuit to initiate the corresponding microoperation.




Figure: Decoding of Microoperation fields

D. Micro programmed sequencer for a control memory: [Imp] I Micro programmed sequencer is a part of micro programmed control unet that generales next address of enstruction which is going to be executed. The basic components of micro programmed control unet are the control memory and the crucial that select the next address.

The next address logic of the sequencer determines the specific address source to be loaded into the

Control address register, (CAR). Two emportant factors that must be considered while, designing the microprogrammed sequencer are; The size of the microanstruction. The address generation time. External Branch Address (BRA) Logac Incremente Control Address Register (CAR) PUSH POP Control Memory microoperations CD BR Address CD->Condition BR -> Branch fig. Microprogram sequencer for control memory (Typical) The purpose of microprogram sequences is to present an address to the control memory so that a micro Instruction may be read and executed. Here multiplexer selects an address from 4 sources and routes -> the output from CAR provides the address for control memory.

> The contents of CAR are incremented and applied to the multiplexer & to the stack register file.

> The register selected in the stack is determined by stack pointer.

=				-			
1	BR	Input		MUX:		Load SBR	
		I ₁	To.	Tat	Sı	So	
1	00	0	0	0	0	0	0
-	00	0	0	1	0	1	0
1	01	0	1	0	. 0	0	0
	01	0	1	1	0	1	1
	10	1	0	×	1	0	0
1	11	1	1	X	1	1	0

Table: Touth table for microprogram sequencer

=> Typical sequencer operations are: Invement, branch or jump, call and return from subroutine, load an extremal address, push or pop the stack and other address sequencing operations. With three inputs, the sequences can provide up to eight address sequencing operations. Some commercial sequencers have three or four inputs in addition to the T input and thus provide a weder range of operations.

Differences between Handwired control unit and microprogrammed control unit.

corusol ant.	
Handwired Control Unit	Microprogrammed Control Unit
Handwired control unit generales the control signals needed for the processor using logic circuits.	1 - 1-1
The It is faster compared to microprogrammed control unit as the required control signals are generated with the help of hardwares.	Micro mestructions are used for generating signals.
as the control signals that we need to be generated are thank wired.	modification need to be done only at the instruction level.
everything has to be realized in terms of logic gates.	as only micro metructions are used for generating control signals.
V) It can not handle complex instructions	VII can handle complex Instructions
VP) Used on Reduced Instruction Set Computers (RISC).	Instruction Set Computers (CISC).